ChipNeMo: Domain-Adapted LLMs for Chip Design
Not on the map. Why?
Cited by 31 in LLM agents and tool use, but placed by its own abstract, which didn’t fit.
Abstract (arXiv)
ChipNeMo aims to explore the applications of large language models (LLMs) for industrial chip design. Instead of directly deploying off-the-shelf commercial or open-source LLMs, we instead adopt the following domain adaptation techniques: domain-adaptive tokenization, domain-adaptive continued pretraining, model alignment with domain-specific instructions, and domain-adapted retrieval models. We evaluate these methods on three selected LLM applications for chip design: an engineering assistant chatbot, EDA script generation, and bug summarization and analysis. Our evaluations demonstrate that domain-adaptive pretraining of language models, can lead to superior performance in domain related downstream tasks compared to their base LLaMA2 counterparts, without degradations in generic capabilities. In particular, our largest model, ChipNeMo-70B, outperforms the highly capable GPT-4 on two of our use cases, namely engineering assistant chatbot and EDA scripts generation, while exhibiting competitive performance on bug summarization and analysis. These results underscore the potential of domain-specific customization for enhancing the effectiveness of large language models in specialized applications.
Key facts. Cited by 174 papers in the map (data through 14 Oct 2026). Builds on 48 of its 69 references that are in the map. First posted on arXiv 31 Oct 2023.
Builds on
48 of 69 references.
References · 48
- 2022Training language models to follow instructions with human feedbackcited by 15,971
- 2021LoRA: Low-Rank Adaptation of Large Language Modelscited by 14,380
- 2023Llama 2: Open Foundation and Fine-Tuned Chat Modelscited by 13,028
- 2020Retrieval-Augmented Generation for Knowledge-Intensive NLP Taskscited by 9,297
- 2019Sentence-BERT: Sentence Embeddings using Siamese BERT-Networkscited by 9,170
- 2021Evaluating Large Language Models Trained on Codecited by 8,320
- 2023Direct Preference Optimization: Your Language Model is Secretly a Reward Modelcited by 8,065
- 2020Measuring Massive Multitask Language Understandingcited by 7,963
- 2022PaLM: Scaling Language Modeling with Pathwayscited by 5,326
- 2018Think you have Solved Question Answering? Try ARC, the AI2 Reasoning Challengecited by 4,886
- 2019HellaSwag: Can a Machine Really Finish Your Sentence?cited by 4,100
- 2020Dense Passage Retrieval for Open-Domain Question Answeringcited by 3,824
36 more
- 2021Finetuned Language Models Are Zero-Shot Learnerscited by 3,780
- 2022FlashAttention: Fast and Memory-Efficient Exact Attention with IO-Awarenesscited by 3,673
- 2023Sparks of Artificial General Intelligence: Early experiments with GPT-4cited by 2,592
- 2020The Pile: An 800GB Dataset of Diverse Text for Language Modelingcited by 2,411
- 2023Code Llama: Open Foundation Models for Codecited by 2,139
- 2022Survey of Hallucination in Natural Language Generationcited by 2,075
- 2019Megatron-LM: Training Multi-Billion Parameter Language Models Using Model Parallelismcited by 1,868
- 2020Don't Stop Pretraining: Adapt Language Models to Domains and Taskscited by 1,565
- 2021Multitask Prompted Training Enables Zero-Shot Task Generalizationcited by 1,470
- 2022Solving Quantitative Reasoning Problems with Language Modelscited by 1,392
- 2021Improving language models by retrieving from trillions of tokenscited by 1,293
- 2022Text Embeddings by Weakly-Supervised Contrastive Pre-trainingcited by 1,253
- 2021Unsupervised Dense Information Retrieval with Contrastive Learningcited by 1,216
- 2022Atlas: Few-shot Learning with Retrieval Augmented Language Modelscited by 952
- 2023BloombergGPT: A Large Language Model for Financecited by 939
- 2022CodeGen: An Open Large Language Model for Code with Multi-Turn Program Synthesiscited by 885
- 2017RACE: Large-scale ReAding Comprehension Dataset From Examinationscited by 861
- 2023REPLUG: Retrieval-Augmented Black-Box Language Modelscited by 792
- 2022Galactica: A Large Language Model for Sciencecited by 744
- 2023OpenAssistant Conversations -- Democratizing Large Language Model Alignmentcited by 721
- 2023In-Context Retrieval-Augmented Language Modelscited by 702
- 2022Efficiently Scaling Transformer Inferencecited by 539
- 2022DeepSpeed Inference: Enabling Efficient Inference of Transformer Models at Unprecedented Scalecited by 407
- 2022The Stack: 3 TB of permissively licensed source codecited by 359
- 2023Effective Long-Context Scaling of Foundation Modelscited by 303
- 2023VerilogEval: Evaluating Large Language Models for Verilog Code Generationcited by 252
- 2019NeMo: a toolkit for building AI applications using Neural Modulescited by 235
- 2022DocPrompting: Generating Code by Retrieving the Docscited by 153
- 2023Chip-Chat: Challenges and Opportunities in Conversational Hardware Designcited by 140
- 2023ChatEDA: A Large Language Model Powered Autonomous Agent for EDAcited by 122
- 2022Benchmarking Large Language Models for Automated Verilog RTL Code Generationcited by 115
- 2023SteerLM: Attribute Conditioned SFT as an (User-Steerable) Alternative to RLHFcited by 111
- 2020DAVE: Deriving Automatically Verilog from Englishcited by 48
- 2022Tevatron: An Efficient and Flexible Toolkit for Dense Retrievalcited by 47
- 2021IndoBERTweet: A Pretrained Language Model for Indonesian Twitter with Effective Domain-Specific Vocabulary Initializationcited by 25
- 2022PrefixRL: Optimization of Parallel Prefix Circuits using Deep Reinforcement Learningcited by 18
Built on by
Citing papers per year: 2023: 1; 2024: 64; 2025: 59; 2026: 50.
174 papers.
Sort:
By area:
- 2024Tower: An Open Multilingual Large Language Model for Translation-Related Taskscited by 206
- 2024BetterV: Controlled Verilog Generation with Discriminative Guidancecited by 100
- 2024AnalogCoder: Analog Circuit Design via Training-Free Code Generationcited by 84
- 2024MG-Verilog: Multi-grained Dataset Towards Enhanced LLM-assisted Verilog Generationcited by 46
- 2024WirelessLLM: Empowering Large Language Models Towards Wireless Intelligencecited by 44
- 2024ADO-LLM: Analog Design Bayesian Optimization with In-Context Learning of Large Language Modelscited by 44
- 2024Make Every Move Count: LLM-based High-Quality RTL Code Generation Using MCTScited by 43
- 2025A Survey of Research in Large Language Models for Electronic Design Automationcited by 41
- 2023LLM4EDA: Emerging Progress in Large Language Models for Electronic Design Automationcited by 40
- 2024CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarizationcited by 38
- 2025AnalogGenie: A Generative Engine for Automatic Discovery of Analog Circuit Topologiescited by 37
- 2024Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation frameworkcited by 36
38 more
- 2024AutoVCoder: A Systematic Framework for Automated Verilog Code Generation using LLMscited by 36
- 2024MoRA: High-Rank Updating for Parameter-Efficient Fine-Tuningcited by 31
- 2024RTLRewriter: Methodologies for Large Models aided RTL Code Optimizationcited by 31
- 2024MAGE: A Multi-Agent Engine for Automated RTL Code Generationcited by 31
- 2024Customized Retrieval Augmented Generation and Benchmarking for EDA Tool Documentation QAcited by 28
- 2024HDLdebugger: Streamlining HDL debugging with Large Language Modelscited by 26
- 2024RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projectscited by 26
- 2024Large Language Models for Manufacturingcited by 24
- 2025DeepRTL: Bridging Verilog Understanding and Generation with a Unified Representation Modelcited by 23
- 2024LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trustcited by 20
- 2025OmniScience: A Domain-Specialized LLM for Scientific Reasoning and Discoverycited by 20
- 2024CreativEval: Evaluating Creativity of LLM-Based Hardware Code Generationcited by 19
- 2024Automatically Improving LLM-based Verilog Generation using EDA Tool Feedbackcited by 19
- 2024PyraNet: A Multi-Layered Hierarchical Dataset for Verilogcited by 19
- 2024AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Modelscited by 18
- 2025RTL++: Graph-enhanced LLM for RTL Code Generationcited by 18
- 2025HDLCoRe: A Training-Free Framework for Mitigating Hallucinations in LLM-Generated HDLcited by 17
- 2025SymRTLO: Enhancing RTL Code Optimization with LLMs and Neuron-Inspired Symbolic Reasoningcited by 16
- 2025VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generationcited by 16
- 2024VHDL-Eval: A Framework for Evaluating Large Language Models in VHDL Code Generationcited by 15
- 2024FACTS About Building Retrieval Augmented Generation-based Chatbotscited by 15
- 2024AIvril: AI-Driven RTL Generation With Verification In-The-Loopcited by 15
- 2024Blox-Net: Generative Design-for-Robot-Assembly Using VLM Supervision, Physics Simulation, and a Robot with Resetcited by 15
- 2024ESPACE: Dimensionality Reduction of Activations for Model Compressioncited by 15
- 2024EEE-Bench: A Comprehensive Multimodal Electrical And Electronics Engineering Benchmarkcited by 15
- 2024RTL-Breaker: Assessing the Security of LLMs against Backdoor Attacks on HDL Code Generationcited by 15
- 2025AnalogCoder-Pro: Unifying Analog Circuit Generation and Optimization via Multi-modal LLMscited by 15
- 2025VeriMoA: A Mixture-of-Agents Framework for Spec-to-HDL Generationcited by 15
- 2024Ask-EDA: A Design Assistant Empowered by LLM, Hybrid RAG and Abbreviation De-hallucinationcited by 14
- 2025ORFS-agent: Tool-Using Agents for Chip Design Optimizationcited by 14
- 2025RealBench: Benchmarking Verilog Generation Models with Real-World IP Designscited by 14
- 2024EDA Corpus: A Large Language Model Dataset for Enhanced Interaction with OpenROADcited by 13
- 2024LLM-Enhanced Bayesian Optimization for Efficient Analog Layout Constraint Generationcited by 13
- 2025VeriCoder: Enhancing LLM-Based RTL Code Generation through Functional Correctness Validationcited by 13
- 2025Divergent Thoughts toward One Goal: LLM-based Multi-Agent Collaboration System for Electronic Design Automationcited by 12
- 2025VeriContaminated: Assessing LLM-Driven Verilog Coding for Data Contaminationcited by 12
- 2025SALAD: Systematic Assessment of Machine Unlearning on LLM-Aided Hardware Designcited by 12
- 2026ACE-RTL: When Agentic Context Evolution Meets RTL-Specialized LLMscited by 12
50 most cited of 174 All 174 (JSON)
- 2026When Algorithmic Exploration Becomes Cheap: A Case Study of Agentic Research in EDA7 Oct 2026
- 2026From Chunks to Functional Evidence: Function-Aware Retrieval for EDA Documentation QA7 Oct 2026
- 2026A Survey on LLM-Integrated Hardware Design Verification6 Oct 2026
- 2026Coco: An Agentic Copilot for the Hardware--Software Co-Design Lifecycle1 Oct 2026
- 2026BEHAVE: Functional Behavior Modeling Enables Self-Improving Agents for Hardware Design and Verification28 Sep 2026
- 2026SpecRead: A Benchmark for Measuring Whether Language Models Understand Hardware Specifications27 Sep 2026
- 2026VPEvolve: A Self-Evolving Virtual Process Engineer for Computational Lithography26 Sep 2026
- 2026Automatic Harness Evolution for Hardware Design Verification: Can LLMs Consolidate Gains Across Discovered Harnesses?24 Sep 2026
- 2026Validation and Simulation Catch Different Errors: Four Levels of Evaluation for LLM-Generated Circuits21 Sep 2026
- 2026WaveletECO: A Closed-Loop Physical ECO Platform and a Specialized Local Language Model20 Sep 2026
- 2026PCBnet: A Dataset and Automatic Construction of SPICE Netlists from Schematic Images28 Aug 2026
- 2026LLMs in Digital EDA: A perspective on shifting roles from Generation to Orchestration27 Aug 2026
38 more
- 2026Beyond Scaling: Self-Evolving LLM Agents for Hardware Kernel Optimization via an Experience-Driven Workflow and Experience Graph Memory26 Aug 2026
- 2026SynAct: A Reasoning-Acting Large Language Model Agent for Adaptive Synthesis Optimization13 Aug 2026
- 2026AgenticECO: An Agentic Framework for ECO on 3D Integrated Circuits4 Aug 2026
- 2026VeriTrace: Human-Like Temporal Exploration Completes Agentic Action Space3 Aug 2026
- 2026FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?2 Aug 2026
- 2026ARES: Adaptive Reasoning-Effort Steering for PPA- and Cost-Aware RTL Optimization with LLM Agents30 Jul 2026
- 2026ContractHIL-HLS: Contract-Aligned Multi-Agent Workflow with Hardware-in-the-Loop Feedback for HLS Design28 Jul 2026
- 2026SCALE: Self-Supervised Constraint-Aware Layout GEneration for Local P&R DRV Fixing at Advanced Nodes23 Jul 2026
- 2026RF-Agent: A Practical Framework for Building Language Agents for RFIC Design21 Jul 2026
- 2026MAGE: Human-Like Macro Placement via Agentic Multimodal Reasoning20 Jul 2026
- 2026Towards Reliable AI-Assisted Analog Design: Template-Constrained LLM Agents for SAR ADC Generation15 Jul 2026
- 2026Quantum Circuit Vision: Cost-Aware Evaluation of Visual AI Agents for Quantum Code Generation11 Jul 2026
- 2026LLM for EDA in Front-End Design: Challenges and Opportunities10 Jul 2026
- 2026PCBWorld: A Benchmark Environment for Engine-Grounded PCB Design Automation7 Jul 2026
- 2026Agentic Hardware Design as Repository-Level Code Evolution26 Jun 2026
- 2026AgentDSE: Reasoning-Augmented Architectural Design Space Exploration20 Jun 2026
- 2026From AGI to ASI10 Jun 2026
- 2026Physics-informed generative AI for semiconductor manufacturing: Enforcing hard physical constraints in generative models by construction8 Jun 2026
- 2026Verilog-Evolve: Feedback-Driven and Skill-Evolving Verilog Generation26 May 2026
- 2026FAB-Bench: A Framework for Adaptive RAG Benchmarking in Semiconductor Manufacturing26 May 2026
- 2026Graph Computation Meets Circuit Algebra: A Task-Aligned Analysis of Graph Neural Networks for Electronic Design Automation8 May 2026
- 2026HAVEN: Hybrid Automated Verification ENgine for UVM Testbench Synthesis with LLMs30 Apr 2026
- 2026ChipLingo: A Systematic Training Framework for Large Language Models in EDA30 Apr 2026
- 2026RefEvo: Agentic Design with Co-Evolutionary Verification for Agile Reference Model Generation27 Apr 2026
- 2026TimingLLM: A Two-Stage Retrieval-Augmented Framework for Pre-Synthesis Timing Prediction from Verilog26 Apr 2026
- 2026LEGO: An LLM Skill-Based Front-End Design Generation Platform25 Apr 2026
- 2026Focus Session: Hardware and Software Techniques for Accelerating Multimodal Foundation Models23 Apr 2026
- 2026ChipCraftBrain: Validation-First RTL Generation via Multi-Agent Orchestration21 Apr 2026
- 2026Evaluating Hallucinations in Domain-Adapted Large Language Models19 Apr 2026
- 2026COEVO: Co-Evolutionary Framework for Joint Functional Correctness and PPA Optimization in LLM-Based RTL Generation16 Apr 2026
- 2026Arch: An AI-Native Hardware Description Language for Register-Transfer Clocked Hardware Design7 Apr 2026
- 2026H2LooP Spark Preview: Continual Pretraining of Large Language Models for Low-Level Embedded Systems Code11 Mar 2026
- 2026FVRuleLearner: Operator-Level Reasoning Tree (Op-Tree)-Based Rules Learning for Formal Verification6 Mar 2026
- 2026ACE-RTL: When Agentic Context Evolution Meets RTL-Specialized LLMs10 Feb 2026
- 2026Semantic Consensus Decoding: Backdoor Defense for Verilog Code Generation4 Feb 2026
- 2026Veri-Sure: A Contract-Aware Multi-Agent Framework with Temporal Tracing and Formal Verification for Correct RTL Code Generation27 Jan 2026
- 2026HardSecBench: Benchmarking the Security Awareness of LLMs for Hardware Code Generation20 Jan 2026
- 2026Automated QoR improvement in OpenROAD with coding agents9 Jan 2026
50 newest of 174 All 174 (JSON)
- 2024MAGE: A Multi-Agent Engine for Automated RTL Code Generationcited by 31
- 2025VeriMoA: A Mixture-of-Agents Framework for Spec-to-HDL Generationcited by 15
- 2025ORFS-agent: Tool-Using Agents for Chip Design Optimizationcited by 14
- 2026ACE-RTL: When Agentic Context Evolution Meets RTL-Specialized LLMscited by 12
- 2025MCP4EDA: LLM-Powered Model Context Protocol RTL-to-GDSII Automation with Backend Aware Synthesis Optimizationcited by 9
- 2025AI Agents for Photonic Integrated Circuit Design Automationcited by 7
- 2025AutoEDA: Enabling EDA Flow Automation through Microservice-Based LLM Agentscited by 6
- 2026Agentic Hardware Design as Repository-Level Code Evolutioncited by 6
- 2025Using GUI Agent for Electronic Design Automationcited by 5
- 2025QuArch: A Question-Answering Dataset for AI Agents in Computer Architecturecited by 4
- 2026Automated QoR improvement in OpenROAD with coding agentscited by 3
- 2026Veri-Sure: A Contract-Aware Multi-Agent Framework with Temporal Tracing and Formal Verification for Correct RTL Code Generationcited by 3
12 most cited of 27 All 27 (JSON)
- 2026When Algorithmic Exploration Becomes Cheap: A Case Study of Agentic Research in EDA7 Oct 2026
- 2026A Survey on LLM-Integrated Hardware Design Verification6 Oct 2026
- 2026Coco: An Agentic Copilot for the Hardware--Software Co-Design Lifecycle1 Oct 2026
- 2026Beyond Scaling: Self-Evolving LLM Agents for Hardware Kernel Optimization via an Experience-Driven Workflow and Experience Graph Memory26 Aug 2026
- 2026VeriTrace: Human-Like Temporal Exploration Completes Agentic Action Space3 Aug 2026
- 2026ContractHIL-HLS: Contract-Aligned Multi-Agent Workflow with Hardware-in-the-Loop Feedback for HLS Design28 Jul 2026
- 2026RF-Agent: A Practical Framework for Building Language Agents for RFIC Design21 Jul 2026
- 2026LLM for EDA in Front-End Design: Challenges and Opportunities10 Jul 2026
- 2026Agentic Hardware Design as Repository-Level Code Evolution26 Jun 2026
- 2026RefEvo: Agentic Design with Co-Evolutionary Verification for Agile Reference Model Generation27 Apr 2026
- 2026ChipCraftBrain: Validation-First RTL Generation via Multi-Agent Orchestration21 Apr 2026
- 2026ACE-RTL: When Agentic Context Evolution Meets RTL-Specialized LLMs10 Feb 2026
12 newest of 27 All 27 (JSON)
- 2025OmniScience: A Domain-Specialized LLM for Scientific Reasoning and Discoverycited by 20
- 2025SymRTLO: Enhancing RTL Code Optimization with LLMs and Neuron-Inspired Symbolic Reasoningcited by 16
- 2025VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generationcited by 16
- 2025Divergent Thoughts toward One Goal: LLM-based Multi-Agent Collaboration System for Electronic Design Automationcited by 12
- 2025QuArch: A Benchmark for Evaluating LLM Reasoning in Computer Architecturecited by 3
- 2025GenEDA: Towards Generative Netlist Functional Reasoning via Cross-Modal Circuit Encoder-Decoder Alignmentcited by 1
- 2026FVRuleLearner: Operator-Level Reasoning Tree (Op-Tree)-Based Rules Learning for Formal Verificationcited by 1
- 2026MAGE: Human-Like Macro Placement via Agentic Multimodal Reasoningcited by 1
- 2026ARES: Adaptive Reasoning-Effort Steering for PPA- and Cost-Aware RTL Optimization with LLM Agentscited by 1
- 2026AgentDSE: Reasoning-Augmented Architectural Design Space Explorationcited by 0
- 2026SynAct: A Reasoning-Acting Large Language Model Agent for Adaptive Synthesis Optimizationcited by 0
- 2026SynAct: A Reasoning-Acting Large Language Model Agent for Adaptive Synthesis Optimization13 Aug 2026
- 2026ARES: Adaptive Reasoning-Effort Steering for PPA- and Cost-Aware RTL Optimization with LLM Agents30 Jul 2026
- 2026MAGE: Human-Like Macro Placement via Agentic Multimodal Reasoning20 Jul 2026
- 2026AgentDSE: Reasoning-Augmented Architectural Design Space Exploration20 Jun 2026
- 2026FVRuleLearner: Operator-Level Reasoning Tree (Op-Tree)-Based Rules Learning for Formal Verification6 Mar 2026
- 2025QuArch: A Benchmark for Evaluating LLM Reasoning in Computer Architecture24 Oct 2025
- 2025VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generation17 May 2025
- 2025SymRTLO: Enhancing RTL Code Optimization with LLMs and Neuron-Inspired Symbolic Reasoning14 Apr 2025
- 2025GenEDA: Towards Generative Netlist Functional Reasoning via Cross-Modal Circuit Encoder-Decoder Alignment13 Apr 2025
- 2025OmniScience: A Domain-Specialized LLM for Scientific Reasoning and Discovery22 Mar 2025
- 2025Divergent Thoughts toward One Goal: LLM-based Multi-Agent Collaboration System for Electronic Design Automation15 Feb 2025
- 2024Customized Retrieval Augmented Generation and Benchmarking for EDA Tool Documentation QAcited by 28
- 2025HDLCoRe: A Training-Free Framework for Mitigating Hallucinations in LLM-Generated HDLcited by 17
- 2024FACTS About Building Retrieval Augmented Generation-based Chatbotscited by 15
- 2025RTLRepoCoder: Repository-Level RTL Code Completion through the Combination of Fine-Tuning and Retrieval Augmentationcited by 7
- 2025Improving LLM-Powered EDA Assistants with RAFTcited by 2
- 2025DeepV: A Model-Agnostic Retrieval-Augmented Framework for Verilog Code Generation with a High-Quality Knowledge Basecited by 1
- 2026FAB-Bench: A Framework for Adaptive RAG Benchmarking in Semiconductor Manufacturingcited by 0
- 2026From Chunks to Functional Evidence: Function-Aware Retrieval for EDA Documentation QAcited by 0
- 2026From Chunks to Functional Evidence: Function-Aware Retrieval for EDA Documentation QA7 Oct 2026
- 2026FAB-Bench: A Framework for Adaptive RAG Benchmarking in Semiconductor Manufacturing26 May 2026
- 2025DeepV: A Model-Agnostic Retrieval-Augmented Framework for Verilog Code Generation with a High-Quality Knowledge Base6 Oct 2025
- 2025Improving LLM-Powered EDA Assistants with RAFT6 Jun 2025
- 2025RTLRepoCoder: Repository-Level RTL Code Completion through the Combination of Fine-Tuning and Retrieval Augmentation11 Apr 2025
- 2025HDLCoRe: A Training-Free Framework for Mitigating Hallucinations in LLM-Generated HDL18 Mar 2025
- 2024Customized Retrieval Augmented Generation and Benchmarking for EDA Tool Documentation QA22 Jul 2024
- 2024FACTS About Building Retrieval Augmented Generation-based Chatbots10 Jul 2024
- 2024RTL-Breaker: Assessing the Security of LLMs against Backdoor Attacks on HDL Code Generationcited by 15
- 2025SALAD: Systematic Assessment of Machine Unlearning on LLM-Aided Hardware Designcited by 12
- 2026Semantic Consensus Decoding: Backdoor Defense for Verilog Code Generationcited by 3
- 2024Watermarking Large Language Models and the Generated Content: Opportunities and Challengescited by 2
- 2025When Forgetting Builds Reliability: LLM Unlearning for Reliable Hardware Code Generationcited by 1
- 2026Semantic Consensus Decoding: Backdoor Defense for Verilog Code Generation4 Feb 2026
- 2025When Forgetting Builds Reliability: LLM Unlearning for Reliable Hardware Code Generation5 Dec 2025
- 2025SALAD: Systematic Assessment of Machine Unlearning on LLM-Aided Hardware Design2 Jun 2025
- 2024RTL-Breaker: Assessing the Security of LLMs against Backdoor Attacks on HDL Code Generation26 Nov 2024
- 2024Watermarking Large Language Models and the Generated Content: Opportunities and Challenges24 Oct 2024
- 2024Tower: An Open Multilingual Large Language Model for Translation-Related Taskscited by 206
- 2024BetterV: Controlled Verilog Generation with Discriminative Guidancecited by 100
- 2024AnalogCoder: Analog Circuit Design via Training-Free Code Generationcited by 84
- 2024MG-Verilog: Multi-grained Dataset Towards Enhanced LLM-assisted Verilog Generationcited by 46
- 2024WirelessLLM: Empowering Large Language Models Towards Wireless Intelligencecited by 44
- 2024ADO-LLM: Analog Design Bayesian Optimization with In-Context Learning of Large Language Modelscited by 44
- 2024Make Every Move Count: LLM-based High-Quality RTL Code Generation Using MCTScited by 43
- 2025A Survey of Research in Large Language Models for Electronic Design Automationcited by 41
- 2023LLM4EDA: Emerging Progress in Large Language Models for Electronic Design Automationcited by 40
- 2024CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarizationcited by 38
- 2025AnalogGenie: A Generative Engine for Automatic Discovery of Analog Circuit Topologiescited by 37
- 2024Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation frameworkcited by 36
12 most cited of 116 All 116 (JSON)
- 2026SpecRead: A Benchmark for Measuring Whether Language Models Understand Hardware Specifications27 Sep 2026
- 2026VPEvolve: A Self-Evolving Virtual Process Engineer for Computational Lithography26 Sep 2026
- 2026Automatic Harness Evolution for Hardware Design Verification: Can LLMs Consolidate Gains Across Discovered Harnesses?24 Sep 2026
- 2026Validation and Simulation Catch Different Errors: Four Levels of Evaluation for LLM-Generated Circuits21 Sep 2026
- 2026WaveletECO: A Closed-Loop Physical ECO Platform and a Specialized Local Language Model20 Sep 2026
- 2026PCBnet: A Dataset and Automatic Construction of SPICE Netlists from Schematic Images28 Aug 2026
- 2026LLMs in Digital EDA: A perspective on shifting roles from Generation to Orchestration27 Aug 2026
- 2026AgenticECO: An Agentic Framework for ECO on 3D Integrated Circuits4 Aug 2026
- 2026FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?2 Aug 2026
- 2026SCALE: Self-Supervised Constraint-Aware Layout GEneration for Local P&R DRV Fixing at Advanced Nodes23 Jul 2026
- 2026Towards Reliable AI-Assisted Analog Design: Template-Constrained LLM Agents for SAR ADC Generation15 Jul 2026
- 2026Quantum Circuit Vision: Cost-Aware Evaluation of Visual AI Agents for Quantum Code Generation11 Jul 2026
12 newest of 116 All 116 (JSON)
Similar, not cited
Close in wording, no citation either way
- 2024ChipExpert: The Open-Source Integrated-Circuit-Design-Specific Large Language Model
- 2026iScript: A Domain-Adapted Large Language Model and Benchmark for Physical Design Tcl Script Generation
- 2025Large Language Models (LLMs) for Electronic Design Automation (EDA)
- 2026A Generalizable Framework for Building Executable Domain-Specific LLMs under Data Scarcity: Demonstration on Semiconductor TCAD Simulation
- 2026LLM4RTL: Tool-Assisted LLM for RTL Generation
- 2025Enhancing Reasoning to Adapt Large Language Models for Domain-Specific Applications
- 2024Fine-tuning large language models for domain adaptation: Exploration of training strategies, scaling, model merging and synergistic capabilities
- 2025Towards LLM-based Root Cause Analysis of Hardware Design Failures