ChatEDA: A Large Language Model Powered Autonomous Agent for EDA
On the map: LLM agents and tool use → Software engineering coding agents
Abstract (arXiv)
The integration of a complex set of Electronic Design Automation (EDA) tools to enhance interoperability is a critical concern for circuit designers. Recent advancements in large language models (LLMs) have showcased their exceptional capabilities in natural language processing and comprehension, offering a novel approach to interfacing with EDA tools. This research paper introduces ChatEDA, an autonomous agent for EDA empowered by an LLM, AutoMage, complemented by EDA tools serving as executors. ChatEDA streamlines the design flow from the Register-Transfer Level (RTL) to the Graphic Data System Version II (GDSII) by effectively managing task decomposition, script generation, and task execution. Through comprehensive experimental evaluations, ChatEDA has demonstrated its proficiency in handling diverse requirements, and our fine-tuned AutoMage model has exhibited superior performance compared to GPT-4 and other similar LLMs.
Key facts. Cited by 122 papers in the map (data through 14 Oct 2026). Placed in Software engineering coding agents, one of 16 directions in LLM agents and tool use. Builds on 32 of its 50 references that are in the map. First posted on arXiv 20 Aug 2023.
Builds on
32 of 50 references.
References · 32
- 2018BERT: Pre-training of Deep Bidirectional Transformers for Language Understandingcited by 40,399
- 2020Language Models are Few-Shot Learnerscited by 32,419
- 2023GPT-4 Technical Reportcited by 18,396
- 2022Training language models to follow instructions with human feedbackcited by 15,971
- 2021LoRA: Low-Rank Adaptation of Large Language Modelscited by 14,380
- 2023LLaMA: Open and Efficient Foundation Language Modelscited by 14,132
- 2023Llama 2: Open Foundation and Fine-Tuned Chat Modelscited by 13,028
- 2022Chain-of-Thought Prompting Elicits Reasoning in Large Language Modelscited by 12,459
- 2023Judging LLM-as-a-Judge with MT-Bench and Chatbot Arenacited by 8,626
- 2022PaLM: Scaling Language Modeling with Pathwayscited by 5,326
- 2022Large Language Models are Zero-Shot Reasonerscited by 4,374
- 2023Toolformer: Language Models Can Teach Themselves to Use Toolscited by 4,182
20 more
- 2021Finetuned Language Models Are Zero-Shot Learnerscited by 3,780
- 2023QLoRA: Efficient Finetuning of Quantized LLMscited by 3,418
- 2019XLNet: Generalized Autoregressive Pretraining for Language Understandingcited by 2,811
- 2022Self-Instruct: Aligning Language Models with Self-Generated Instructionscited by 2,724
- 2022Emergent Abilities of Large Language Modelscited by 2,512
- 2022GPTQ: Accurate Post-Training Quantization for Generative Pre-trained Transformerscited by 1,919
- 2023Gorilla: Large Language Model Connected with Massive APIscited by 1,332
- 2023PaLM 2 Technical Reportcited by 1,162
- 2021An Explanation of In-context Learning as Implicit Bayesian Inferencecited by 938
- 2023WizardCoder: Empowering Code Large Language Models with Evol-Instructcited by 733
- 2020Intrinsic Dimensionality Explains the Effectiveness of Language Model Fine-Tuningcited by 671
- 2021MetaICL: Learning to Learn In Contextcited by 454
- 2023Symbolic Discovery of Optimization Algorithmscited by 434
- 20218-bit Optimizers via Block-wise Quantizationcited by 403
- 2023Orca: Progressive Learning from Complex Explanation Traces of GPT-4cited by 379
- 2022One Embedder, Any Task: Instruction-Finetuned Text Embeddingscited by 333
- 2023ChatDoctor: A Medical Chat Model Fine-Tuned on a Large Language Model Meta-AI (LLaMA) Using Medical Domain Knowledgecited by 325
- 2022UL2: Unifying Language Learning Paradigmscited by 295
- 2022The case for 4-bit precision: k-bit Inference Scaling Lawscited by 251
- 2023iEDA: An Open-Source Intelligent Physical Implementation Toolkit and Librarycited by 7
Built on by
Citing papers per year: 2023: 7; 2024: 33; 2025: 47; 2026: 35.
122 papers.
Sort:
By area:
- 2023A Survey on Large Language Model based Autonomous Agentscited by 2,242
- 2023ChipNeMo: Domain-Adapted LLMs for Chip Designcited by 174
- 2024BetterV: Controlled Verilog Generation with Discriminative Guidancecited by 100
- 2024AnalogCoder: Analog Circuit Design via Training-Free Code Generationcited by 84
- 2024OriGen:Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflectioncited by 56
- 2023Algorithm Evolution Using Large Language Modelcited by 53
- 2024MG-Verilog: Multi-grained Dataset Towards Enhanced LLM-assisted Verilog Generationcited by 46
- 2025SciToolAgent: A Knowledge Graph-Driven Scientific Agent for Multi-Tool Integrationcited by 43
- 2025A Survey of Research in Large Language Models for Electronic Design Automationcited by 41
- 2023LLM4EDA: Emerging Progress in Large Language Models for Electronic Design Automationcited by 40
- 2025AnalogGenie: A Generative Engine for Automatic Discovery of Analog Circuit Topologiescited by 37
- 2025From Language to Action: A Review of Large Language Models as Autonomous Agents and Tool Userscited by 32
38 more
- 2024RTLRewriter: Methodologies for Large Models aided RTL Code Optimizationcited by 31
- 2023Large Language Model for Multi-objective Evolutionary Optimizationcited by 29
- 2024Customized Retrieval Augmented Generation and Benchmarking for EDA Tool Documentation QAcited by 28
- 2024Securing Large Language Models: Addressing Bias, Misinformation, and Prompt Attackscited by 26
- 2024AMSNet: Netlist Dataset for AMS Circuitscited by 25
- 2024Large Language Models for Manufacturingcited by 24
- 2025DeepRTL: Bridging Verilog Understanding and Generation with a Unified Representation Modelcited by 23
- 2024LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trustcited by 20
- 2024Automatically Improving LLM-based Verilog Generation using EDA Tool Feedbackcited by 19
- 2024AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Modelscited by 18
- 2025RTL++: Graph-enhanced LLM for RTL Code Generationcited by 18
- 2024VHDL-Eval: A Framework for Evaluating Large Language Models in VHDL Code Generationcited by 15
- 2024EEE-Bench: A Comprehensive Multimodal Electrical And Electronics Engineering Benchmarkcited by 15
- 2024RTL-Breaker: Assessing the Security of LLMs against Backdoor Attacks on HDL Code Generationcited by 15
- 2025AnalogCoder-Pro: Unifying Analog Circuit Generation and Optimization via Multi-modal LLMscited by 15
- 2023Towards Responsible Generative AI: A Reference Architecture for Designing Foundation Model based Agentscited by 14
- 2025ORFS-agent: Tool-Using Agents for Chip Design Optimizationcited by 14
- 2025RealBench: Benchmarking Verilog Generation Models with Real-World IP Designscited by 14
- 2024EDA Corpus: A Large Language Model Dataset for Enhanced Interaction with OpenROADcited by 13
- 2024LLM-Enhanced Bayesian Optimization for Efficient Analog Layout Constraint Generationcited by 13
- 2024HiVeGen -- Hierarchical LLM-based Verilog Generation for Scalable Chip Designcited by 13
- 2025VeriCoder: Enhancing LLM-Based RTL Code Generation through Functional Correctness Validationcited by 13
- 2025VeriContaminated: Assessing LLM-Driven Verilog Coding for Data Contaminationcited by 12
- 2025SALAD: Systematic Assessment of Machine Unlearning on LLM-Aided Hardware Designcited by 12
- 2024Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generationcited by 11
- 2025VeriLeaky: Navigating IP Protection vs Utility in Fine-Tuning for LLM-Driven Verilog Codingcited by 11
- 2024Causal Agent based on Large Language Modelcited by 10
- 2024SPICEPilot: Navigating SPICE Code Generation and Simulation with AI Guidancecited by 10
- 2024FVEval: Understanding Language Model Capabilities in Formal Verification of Digital Hardwarecited by 10
- 2025NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graphcited by 9
- 2025MCP4EDA: LLM-Powered Model Context Protocol RTL-to-GDSII Automation with Backend Aware Synthesis Optimizationcited by 9
- 2025Circuit Representation Learning with Masked Gate Modeling and Verilog-AIG Alignmentcited by 8
- 2024New Solutions on LLM Acceleration, Optimization, and Applicationcited by 7
- 2024SPICED: Syntactical Bug and Trojan Pattern Identification in A/MS Circuits using LLM-Enhanced Detectioncited by 7
- 2024MetRex: A Benchmark for Verilog Code Metric Reasoning Using LLMscited by 7
- 2025iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMscited by 7
- 2025AI Agents for Photonic Integrated Circuit Design Automationcited by 7
- 2024ChipAlign: Instruction Alignment in Large Language Models for Chip Design via Geodesic Interpolationcited by 6
50 most cited of 122 All 122 (JSON)
- 2026LATCH: LLM-Assisted Timing Closure Harness for Post-Route FPGA Optimisation12 Oct 2026
- 2026EngiWorld: What Can Frontier Agents Deliver in Professional Engineering Environments?29 Sep 2026
- 2026VPEvolve: A Self-Evolving Virtual Process Engineer for Computational Lithography26 Sep 2026
- 2026Evolutionary Safety of Recursive Self-Improving AI: Taxonomy, Risk Discovery, and Evaluation25 Sep 2026
- 2026WaveletECO: A Closed-Loop Physical ECO Platform and a Specialized Local Language Model20 Sep 2026
- 2026Gen-TAS: A Generative AI-Aided Hardware-Software Task Allocation Framework for FPGA-GPP Heterogeneous Systems28 Aug 2026
- 2026LLMs in Digital EDA: A perspective on shifting roles from Generation to Orchestration27 Aug 2026
- 2026SynAct: A Reasoning-Acting Large Language Model Agent for Adaptive Synthesis Optimization13 Aug 2026
- 2026AgenticECO: An Agentic Framework for ECO on 3D Integrated Circuits4 Aug 2026
- 2026VeriTrace: Human-Like Temporal Exploration Completes Agentic Action Space3 Aug 2026
- 2026PICopilot: An LLM-based Agentic Framework for Assisting Photonic Integrated Circuit Design via Script Generation3 Aug 2026
- 2026SciToolAgent-Evo: An Ontology-Aware Self-Evolving Agent for Open-World Scientific Tool Acquisition30 Jul 2026
38 more
- 2026EvoDRC: A Self-Evolving Agentic Framework for Automated DRC Violation Repair22 Jul 2026
- 2026MAGE: Human-Like Macro Placement via Agentic Multimodal Reasoning20 Jul 2026
- 2026Can AI Agents Really Complete RTL-to-GDS? Lessons from Benchmarking Tool-Interactive EDA Workflows20 Jul 2026
- 2026CLOSER-Bench: Evaluating Budgeted Cross-Stage Design Closure for Hardware Agents18 Jul 2026
- 2026LLM for EDA in Front-End Design: Challenges and Opportunities10 Jul 2026
- 2026SABLE: An NDA-Safe Closed-Loop LLM Framework for Analog Circuit Optimization in Industrial EDA Flows4 Jul 2026
- 2026VeriChat: An Agentic Conversational AI Assistant for Hardware Security Verification2 Jul 2026
- 2026AgentDSE: Reasoning-Augmented Architectural Design Space Exploration20 Jun 2026
- 2026Agentic Electronic Design Automation: A Handoff Perspective18 Jun 2026
- 2026SwiftCTS: Fast Cross-Design Prediction and Pareto Optimization of Clock Tree Metrics via Few-Shot Calibration9 Jun 2026
- 2026PICasso: An AI-Enabled Design Framework for Autonomous Optimization of Silicon Photonic Devices28 May 2026
- 2026SchGen: PCB Schematic Generation with Semantic-Grounded Code Representations28 May 2026
- 2026Verilog-Evolve: Feedback-Driven and Skill-Evolving Verilog Generation26 May 2026
- 2026Bridging the Last Mile of Circuit Design: PostEDA-Bench, a Hierarchical Benchmark for PPA Convergence and DRC Fixing7 May 2026
- 2026Foundation-Model-Based Agents in Industrial Automation: Purposes, Capabilities, and Open Challenges4 May 2026
- 2026DiagramNet: An End-to-End Recognition Framework and Dataset for Non-Standard System-Level Diagrams2 May 2026
- 2026ChipLingo: A Systematic Training Framework for Large Language Models in EDA30 Apr 2026
- 2026SafeTune: Mitigating Data Poisoning in LLM Fine-Tuning for RTL Code Generation29 Apr 2026
- 2026Focus Session: Hardware and Software Techniques for Accelerating Multimodal Foundation Models23 Apr 2026
- 2026FluxEDA: A Unified Execution Infrastructure for Stateful Agentic EDA26 Mar 2026
- 2026ChatNeuroSim: An LLM Agent Framework for Automated Compute-in-Memory Accelerator Deployment and Optimization4 Mar 2026
- 2026Veri-Sure: A Contract-Aware Multi-Agent Framework with Temporal Tracing and Formal Verification for Correct RTL Code Generation27 Jan 2026
- 2026HardSecBench: Benchmarking the Security Awareness of LLMs for Hardware Code Generation20 Jan 2026
- 2025AgenticTCAD: A LLM-based Multi-Agent Framework for Automated TCAD Code Generation and Device Optimization26 Dec 2025
- 2025AMS-IO-Bench and AMS-IO-Agent: Benchmarking and Structured Reasoning for Analog and Mixed-Signal Integrated Circuit Input/Output Design25 Dec 2025
- 2025Using GUI Agent for Electronic Design Automation12 Dec 2025
- 2025When Forgetting Builds Reliability: LLM Unlearning for Reliable Hardware Code Generation5 Dec 2025
- 2025Don't Trust Your Upstream: Exploiting LLM Multi-Agent System via Topology-Guided Adversarial Propagation3 Dec 2025
- 2025AiEDA: An Open-Source AI-Aided Design Library for Design-to-Vector8 Nov 2025
- 2025Integrating Machine Learning into Belief-Desire-Intention Agents: Current Advances and Open Challenges23 Oct 2025
- 2025Automated Multi-Agent Workflows for RTL Design24 Sep 2025
- 2025LLM-VeriPPA: Power, Performance, and Area Optimization aware Verilog Code Generation with Large Language Models10 Sep 2025
- 2025APT-LLM: Exploiting Arbitrary-Precision Tensor Core Computing for LLM Acceleration26 Aug 2025
- 2025SchemaCoder: Automatic Log Schema Extraction Coder with Residual Q-Tree Boosting25 Aug 2025
- 2025From Language to Action: A Review of Large Language Models as Autonomous Agents and Tool Users24 Aug 2025
- 2025AI Agents for Photonic Integrated Circuit Design Automation18 Aug 2025
- 2025MAHL: Multi-Agent LLM-Guided Hierarchical Chiplet Design with Adaptive Debugging8 Aug 2025
- 2025Principle-Guided Verilog Optimization: IP-Safe Knowledge Transfer via Local-Cloud Collaboration5 Aug 2025
50 newest of 122 All 122 (JSON)
- 2023A Survey on Large Language Model based Autonomous Agentscited by 2,242
- 2025SciToolAgent: A Knowledge Graph-Driven Scientific Agent for Multi-Tool Integrationcited by 43
- 2025From Language to Action: A Review of Large Language Models as Autonomous Agents and Tool Userscited by 32
- 2025ORFS-agent: Tool-Using Agents for Chip Design Optimizationcited by 14
- 2024Causal Agent based on Large Language Modelcited by 10
- 2025MCP4EDA: LLM-Powered Model Context Protocol RTL-to-GDSII Automation with Backend Aware Synthesis Optimizationcited by 9
- 2025AI Agents for Photonic Integrated Circuit Design Automationcited by 7
- 2025AutoEDA: Enabling EDA Flow Automation through Microservice-Based LLM Agentscited by 6
- 2025Don't Trust Your Upstream: Exploiting LLM Multi-Agent System via Topology-Guided Adversarial Propagationcited by 5
- 2025Using GUI Agent for Electronic Design Automationcited by 5
- 2025Automated Multi-Agent Workflows for RTL Designcited by 3
- 2026Veri-Sure: A Contract-Aware Multi-Agent Framework with Temporal Tracing and Formal Verification for Correct RTL Code Generationcited by 3
12 most cited of 28 All 28 (JSON)
- 2026VeriTrace: Human-Like Temporal Exploration Completes Agentic Action Space3 Aug 2026
- 2026PICopilot: An LLM-based Agentic Framework for Assisting Photonic Integrated Circuit Design via Script Generation3 Aug 2026
- 2026SciToolAgent-Evo: An Ontology-Aware Self-Evolving Agent for Open-World Scientific Tool Acquisition30 Jul 2026
- 2026Can AI Agents Really Complete RTL-to-GDS? Lessons from Benchmarking Tool-Interactive EDA Workflows20 Jul 2026
- 2026CLOSER-Bench: Evaluating Budgeted Cross-Stage Design Closure for Hardware Agents18 Jul 2026
- 2026LLM for EDA in Front-End Design: Challenges and Opportunities10 Jul 2026
- 2026VeriChat: An Agentic Conversational AI Assistant for Hardware Security Verification2 Jul 2026
- 2026Agentic Electronic Design Automation: A Handoff Perspective18 Jun 2026
- 2026Bridging the Last Mile of Circuit Design: PostEDA-Bench, a Hierarchical Benchmark for PPA Convergence and DRC Fixing7 May 2026
- 2026Foundation-Model-Based Agents in Industrial Automation: Purposes, Capabilities, and Open Challenges4 May 2026
- 2026FluxEDA: A Unified Execution Infrastructure for Stateful Agentic EDA26 Mar 2026
- 2026ChatNeuroSim: An LLM Agent Framework for Automated Compute-in-Memory Accelerator Deployment and Optimization4 Mar 2026
12 newest of 28 All 28 (JSON)
- 2023Towards Responsible Generative AI: A Reference Architecture for Designing Foundation Model based Agentscited by 14
- 2024MetRex: A Benchmark for Verilog Code Metric Reasoning Using LLMscited by 7
- 2025GenEDA: Towards Generative Netlist Functional Reasoning via Cross-Modal Circuit Encoder-Decoder Alignmentcited by 1
- 2026MAGE: Human-Like Macro Placement via Agentic Multimodal Reasoningcited by 1
- 2026AgentDSE: Reasoning-Augmented Architectural Design Space Explorationcited by 0
- 2026SynAct: A Reasoning-Acting Large Language Model Agent for Adaptive Synthesis Optimizationcited by 0
- 2026SynAct: A Reasoning-Acting Large Language Model Agent for Adaptive Synthesis Optimization13 Aug 2026
- 2026MAGE: Human-Like Macro Placement via Agentic Multimodal Reasoning20 Jul 2026
- 2026AgentDSE: Reasoning-Augmented Architectural Design Space Exploration20 Jun 2026
- 2025GenEDA: Towards Generative Netlist Functional Reasoning via Cross-Modal Circuit Encoder-Decoder Alignment13 Apr 2025
- 2024MetRex: A Benchmark for Verilog Code Metric Reasoning Using LLMs5 Nov 2024
- 2023Towards Responsible Generative AI: A Reference Architecture for Designing Foundation Model based Agents22 Nov 2023
- 2024Securing Large Language Models: Addressing Bias, Misinformation, and Prompt Attackscited by 26
- 2024RTL-Breaker: Assessing the Security of LLMs against Backdoor Attacks on HDL Code Generationcited by 15
- 2025SALAD: Systematic Assessment of Machine Unlearning on LLM-Aided Hardware Designcited by 12
- 2026SafeTune: Mitigating Data Poisoning in LLM Fine-Tuning for RTL Code Generationcited by 2
- 2025When Forgetting Builds Reliability: LLM Unlearning for Reliable Hardware Code Generationcited by 1
- 2026SafeTune: Mitigating Data Poisoning in LLM Fine-Tuning for RTL Code Generation29 Apr 2026
- 2025When Forgetting Builds Reliability: LLM Unlearning for Reliable Hardware Code Generation5 Dec 2025
- 2025SALAD: Systematic Assessment of Machine Unlearning on LLM-Aided Hardware Design2 Jun 2025
- 2024RTL-Breaker: Assessing the Security of LLMs against Backdoor Attacks on HDL Code Generation26 Nov 2024
- 2024Securing Large Language Models: Addressing Bias, Misinformation, and Prompt Attacks12 Sep 2024
- 2023ChipNeMo: Domain-Adapted LLMs for Chip Designcited by 174
- 2024BetterV: Controlled Verilog Generation with Discriminative Guidancecited by 100
- 2024AnalogCoder: Analog Circuit Design via Training-Free Code Generationcited by 84
- 2024OriGen:Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflectioncited by 56
- 2023Algorithm Evolution Using Large Language Modelcited by 53
- 2024MG-Verilog: Multi-grained Dataset Towards Enhanced LLM-assisted Verilog Generationcited by 46
- 2025A Survey of Research in Large Language Models for Electronic Design Automationcited by 41
- 2023LLM4EDA: Emerging Progress in Large Language Models for Electronic Design Automationcited by 40
- 2025AnalogGenie: A Generative Engine for Automatic Discovery of Analog Circuit Topologiescited by 37
- 2024RTLRewriter: Methodologies for Large Models aided RTL Code Optimizationcited by 31
- 2023Large Language Model for Multi-objective Evolutionary Optimizationcited by 29
- 2024AMSNet: Netlist Dataset for AMS Circuitscited by 25
12 most cited of 77 All 77 (JSON)
- 2026LATCH: LLM-Assisted Timing Closure Harness for Post-Route FPGA Optimisation12 Oct 2026
- 2026EngiWorld: What Can Frontier Agents Deliver in Professional Engineering Environments?29 Sep 2026
- 2026VPEvolve: A Self-Evolving Virtual Process Engineer for Computational Lithography26 Sep 2026
- 2026Evolutionary Safety of Recursive Self-Improving AI: Taxonomy, Risk Discovery, and Evaluation25 Sep 2026
- 2026WaveletECO: A Closed-Loop Physical ECO Platform and a Specialized Local Language Model20 Sep 2026
- 2026Gen-TAS: A Generative AI-Aided Hardware-Software Task Allocation Framework for FPGA-GPP Heterogeneous Systems28 Aug 2026
- 2026LLMs in Digital EDA: A perspective on shifting roles from Generation to Orchestration27 Aug 2026
- 2026AgenticECO: An Agentic Framework for ECO on 3D Integrated Circuits4 Aug 2026
- 2026EvoDRC: A Self-Evolving Agentic Framework for Automated DRC Violation Repair22 Jul 2026
- 2026SABLE: An NDA-Safe Closed-Loop LLM Framework for Analog Circuit Optimization in Industrial EDA Flows4 Jul 2026
- 2026SwiftCTS: Fast Cross-Design Prediction and Pareto Optimization of Clock Tree Metrics via Few-Shot Calibration9 Jun 2026
- 2026PICasso: An AI-Enabled Design Framework for Autonomous Optimization of Silicon Photonic Devices28 May 2026
12 newest of 77 All 77 (JSON)
Similar, not cited
Close in wording, no citation either way
- 2025Divergent Thoughts toward One Goal: LLM-based Multi-Agent Collaboration System for Electronic Design Automation
- 2025Large Language Models (LLMs) for Electronic Design Automation (EDA)
- 2025JARVIS: A Multi-Agent Code Assistant for High-Quality EDA Script Generation
- 2026CircuitLM: A Multi-Agent LLM-Aided Design Framework for Generating Circuit Schematics from Natural Language Prompts
- 2024Ask-EDA: A Design Assistant Empowered by LLM, Hybrid RAG and Abbreviation De-hallucination
- 2026Back to the Future: Rethinking EDA Infrastructure for Agentic Systems in Chip Design Verification
- 2026LEGO: An LLM Skill-Based Front-End Design Generation Platform
- 2026AnalogAgent: Self-Improving Analog Circuit Design Automation with LLM Agents