RTL-Breaker: Assessing the Security of LLMs against Backdoor Attacks on HDL Code Generation
On the map: LLM safety and security → Backdoor and data poisoning attacks
Abstract (arXiv)
Large language models (LLMs) have demonstrated remarkable potential with code generation/completion tasks for hardware design. In fact, LLM-based hardware description language (HDL) code generation has enabled the industry to realize complex designs more quickly, reducing the time and effort required in the development cycle. However, the increased reliance on such automation introduces critical security risks. Notably, given that LLMs have to be trained on vast datasets of codes that are typically sourced from publicly available repositories (often without thorough validation), LLMs are susceptible to so-called data poisoning or backdoor attacks. Here, attackers inject malicious code for the training data, which can be carried over into the HDL code generated by LLMs. This threat vector can compromise the security and integrity of entire hardware systems. In this work, we propose RTL-Breaker, a novel backdoor attack framework on LLM-based HDL code generation. RTL-Breaker provides an in-depth analysis for essential aspects of this novel problem: 1) various trigger mechanisms versus their effectiveness for inserting malicious modifications, and 2) side-effects by backdoor attacks on code generation in general, i.e., impact on code quality. RTL-Breaker emphasizes the urgent need for more robust measures to safeguard against such attacks. Toward that end, we open-source our framework and all data.
Key facts. Cited by 15 papers in the map (data through 14 Oct 2026). Placed in Backdoor and data poisoning attacks, one of 12 directions in LLM safety and security. Builds on 26 of its 41 references that are in the map. First posted on arXiv 26 Nov 2024.
Builds on
26 of 41 references.
Closest ancestors · 3
Same direction, newest first
- 2024An LLM-Assisted Easy-to-Trigger Backdoor Attack on Code Completion Models: Injecting Disguised Vulnerabilities against Strong Detection10 Jun
- 2024Instruction Backdoor Attacks Against Customized LLMs14 Feb
- 2023A Comprehensive Overview of Backdoor Attacks in Large Language Models within Communication Networks28 Aug
Other references · 23
- 2023Llama 2: Open Foundation and Fine-Tuned Chat Modelscited by 13,028
- 2023Code Llama: Open Foundation Models for Codecited by 2,139
- 2022CodeGen: An Open Large Language Model for Code with Multi-Turn Program Synthesiscited by 885
- 2023VerilogEval: Evaluating Large Language Models for Verilog Code Generationcited by 252
- 2023VeriGen: A Large Language Model for Verilog Code Generationcited by 200
- 2023ChipNeMo: Domain-Adapted LLMs for Chip Designcited by 174
- 2023RTLLM: An Open-Source Benchmark for Design RTL Generation with Large Language Modelcited by 148
- 2023Chip-Chat: Challenges and Opportunities in Conversational Hardware Designcited by 140
- 2020You Autocomplete Me: Poisoning Vulnerabilities in Neural Code Completioncited by 131
- 2023ChatEDA: A Large Language Model Powered Autonomous Agent for EDAcited by 122
- 2023ChipGPT: How far are we from natural language hardware designcited by 105
- 2023AutoChip: Automating HDL Generation Using LLM Feedbackcited by 83
11 more
- 2023RTLCoder: Outperforming GPT-3.5 in Design RTL Generation with Our Open-Source Dataset and Lightweight Solutioncited by 71
- 2023GPT4AIGChip: Towards Next-Generation AI Accelerator Design Automation via Large Language Modelscited by 61
- 2023TrojanPuzzle: Covertly Poisoning Code-Suggestion Modelscited by 60
- 2023Understanding the Effectiveness of Large Language Models in Detecting Security Vulnerabilitiescited by 59
- 2024AutoBench: Automatic Testbench Generation and Evaluation Using LLMs for HDL Designcited by 41
- 2024AssertLLM: Generating and Evaluating Hardware Verification Assertions from Design Specifications via Multi-LLMscited by 31
- 2024LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trustcited by 20
- 2024LLM-Aided Testbench Generation and Bug Detection for Finite-State Machinescited by 17
- 2023Exploring the Limits of ChatGPT in Software Security Applicationscited by 6
- 2020Hardware Security for and beyond CMOS Technologycited by 4
- 2024SENTAUR: Security EnhaNced Trojan Assessment Using LLMs Against Undesirable Revisionscited by 4
Built on by
Citing papers per year: 2025: 6; 2026: 9.
15 papers.
Sort:
By area:
- 2025Don't Pass@k: A Bayesian Framework for Large Language Model Evaluationcited by 15
- 2025VeriContaminated: Assessing LLM-Driven Verilog Coding for Data Contaminationcited by 12
- 2025SALAD: Systematic Assessment of Machine Unlearning on LLM-Aided Hardware Designcited by 12
- 2025VeriLeaky: Navigating IP Protection vs Utility in Fine-Tuning for LLM-Driven Verilog Codingcited by 11
- 2025Large Language Model for Verilog Code Generation: Literature Review and the Road Aheadcited by 8
- 2025Large Language Models (LLMs) for Electronic Design Automation (EDA)cited by 3
- 2026Semantic Consensus Decoding: Backdoor Defense for Verilog Code Generationcited by 3
- 2026TrojanGYM: A Detector-in-the-Loop LLM for Adaptive RTL Hardware Trojan Insertioncited by 2
- 2026CODMAS: A Dialectic Multi-Agent Collaborative Framework for Structured RTL Optimizationcited by 2
- 2026SafeTune: Mitigating Data Poisoning in LLM Fine-Tuning for RTL Code Generationcited by 2
- 2026GUIDE: GenAI Units In Digital Design Educationcited by 1
- 2026Bridging Generation and Training: A Systematic Review of Quality Issues in LLMs for Codecited by 1
- 2026Evolutionary Safety of Recursive Self-Improving AI: Taxonomy, Risk Discovery, and Evaluation25 Sep 2026
- 2026Hardware Design and Security in the Era of Chiplets and LLMs5 Aug 2026
- 2026LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges11 May 2026
- 2026Bridging Generation and Training: A Systematic Review of Quality Issues in LLMs for Code6 May 2026
- 2026SafeTune: Mitigating Data Poisoning in LLM Fine-Tuning for RTL Code Generation29 Apr 2026
- 2026GUIDE: GenAI Units In Digital Design Education18 Mar 2026
- 2026CODMAS: A Dialectic Multi-Agent Collaborative Framework for Structured RTL Optimization17 Mar 2026
- 2026Semantic Consensus Decoding: Backdoor Defense for Verilog Code Generation4 Feb 2026
- 2026TrojanGYM: A Detector-in-the-Loop LLM for Adaptive RTL Hardware Trojan Insertion23 Jan 2026
- 2025Large Language Model for Verilog Code Generation: Literature Review and the Road Ahead29 Oct 2025
- 2025Don't Pass@k: A Bayesian Framework for Large Language Model Evaluation5 Oct 2025
- 2025Large Language Models (LLMs) for Electronic Design Automation (EDA)27 Aug 2025
- 2025VeriContaminated: Assessing LLM-Driven Verilog Coding for Data Contaminationcited by 12
- 2025VeriLeaky: Navigating IP Protection vs Utility in Fine-Tuning for LLM-Driven Verilog Codingcited by 11
- 2025Large Language Model for Verilog Code Generation: Literature Review and the Road Aheadcited by 8
- 2025Large Language Models (LLMs) for Electronic Design Automation (EDA)cited by 3
- 2026GUIDE: GenAI Units In Digital Design Educationcited by 1
- 2026Bridging Generation and Training: A Systematic Review of Quality Issues in LLMs for Codecited by 1
- 2026LLMs for Secure Hardware Design and Related Problems: Opportunities and Challengescited by 1
- 2026Hardware Design and Security in the Era of Chiplets and LLMscited by 0
- 2026Evolutionary Safety of Recursive Self-Improving AI: Taxonomy, Risk Discovery, and Evaluationcited by 0
- 2026Evolutionary Safety of Recursive Self-Improving AI: Taxonomy, Risk Discovery, and Evaluation25 Sep 2026
- 2026Hardware Design and Security in the Era of Chiplets and LLMs5 Aug 2026
- 2026LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges11 May 2026
- 2026Bridging Generation and Training: A Systematic Review of Quality Issues in LLMs for Code6 May 2026
- 2026GUIDE: GenAI Units In Digital Design Education18 Mar 2026
- 2025Large Language Model for Verilog Code Generation: Literature Review and the Road Ahead29 Oct 2025
- 2025Large Language Models (LLMs) for Electronic Design Automation (EDA)27 Aug 2025
- 2025VeriContaminated: Assessing LLM-Driven Verilog Coding for Data Contamination17 Mar 2025
- 2025VeriLeaky: Navigating IP Protection vs Utility in Fine-Tuning for LLM-Driven Verilog Coding17 Mar 2025
Similar, not cited
Close in wording, no citation either way
- 2026RTLGuard: A Lightweight Teacher-Student Defense for Poisoned RTL Code Generation Models ↗
- 2026SecureRAG-RTL: A Retrieval-Augmented, Multi-Agent, Zero-Shot LLM-Driven Framework for Hardware Vulnerability Detection
- 2025HDLCoRe: A Training-Free Framework for Mitigating Hallucinations in LLM-Generated HDL
- 2026HarmChip: Evaluating Hardware Security Centric LLM Safety via Jailbreak Benchmarking
- 2026FloatDoor: Platform-Triggered Backdoors in LLMs
- 2025Exploring Code Language Models for Automated HLS-based Hardware Generation: Benchmark, Infrastructure and Analysis
- 2026LLM4RTL: Tool-Assisted LLM for RTL Generation
- 2025hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation