AnalogCoder: Analog Circuit Design via Training-Free Code Generation
Not on the map. Why?
Abstract (arXiv)
Analog circuit design is a significant task in modern chip technology, focusing on the selection of component types, connectivity, and parameters to ensure proper circuit functionality. Despite advances made by Large Language Models (LLMs) in digital circuit design, the complexity and scarcity of data in analog circuitry pose significant challenges. To mitigate these issues, we introduce AnalogCoder, the first training-free LLM agent for designing analog circuits through Python code generation. Firstly, AnalogCoder incorporates a feedback-enhanced flow with tailored domain-specific prompts, enabling the automated and self-correcting design of analog circuits with a high success rate. Secondly, it proposes a circuit tool library to archive successful designs as reusable modular sub-circuits, simplifying composite circuit creation. Thirdly, extensive experiments on a benchmark designed to cover a wide range of analog circuit tasks show that AnalogCoder outperforms other LLM-based methods. It has successfully designed 20 circuits, 5 more than standard GPT-4o. We believe AnalogCoder can significantly improve the labor-intensive chip design process, enabling non-experts to design analog circuits efficiently.
Key facts. Cited by 82 papers in the map (data through 7 Oct 2026). Builds on 49 of its 75 references that are in the map. First posted on arXiv 23 May 2024.
Builds on
49 of 75 references.
References · 49
- 2020Language Models are Few-Shot Learnerscited by 32,199
- 2023GPT-4 Technical Reportcited by 18,132
- 2023Llama 2: Open Foundation and Fine-Tuned Chat Modelscited by 12,865
- 2022Chain-of-Thought Prompting Elicits Reasoning in Large Language Modelscited by 12,302
- 2021Evaluating Large Language Models Trained on Codecited by 8,053
- 2023Visual Instruction Tuningcited by 7,792
- 2023Qwen Technical Reportcited by 3,273
- 2023Mistral 7Bcited by 3,065
- 2023A Survey of Large Language Modelscited by 2,537
- 2022Do As I Can, Not As I Say: Grounding Language in Robotic Affordancescited by 2,302
- 2023Code Llama: Open Foundation Models for Codecited by 2,105
- 2023Voyager: An Open-Ended Embodied Agent with Large Language Modelscited by 2,081
37 more
- 2023ToolLLM: Facilitating Large Language Models to Master 16000+ Real-world APIscited by 1,880
- 2024Mixtral of Expertscited by 1,785
- 2023MetaGPT: Meta Programming for A Multi-Agent Collaborative Frameworkcited by 1,761
- 2022Competition-Level Code Generation with AlphaCodecited by 1,427
- 2023Is Your Code Generated by ChatGPT Really Correct? Rigorous Evaluation of Large Language Models for Code Generationcited by 1,332
- 2024DeepSeek-Coder: When the Large Language Model Meets Programming -- The Rise of Code Intelligencecited by 1,154
- 2024DeepSeek-V2: A Strong, Economical, and Efficient Mixture-of-Experts Language Modelcited by 1,093
- 2023Teaching Large Language Models to Self-Debugcited by 963
- 2023StarCoder: may the source be with you!cited by 790
- 2023WizardCoder: Empowering Code Large Language Models with Evol-Instructcited by 728
- 2023CodeGeeX: A Pre-Trained Model for Code Generation with Multilingual Benchmarking on HumanEval-Xcited by 294
- 2023VerilogEval: Evaluating Large Language Models for Verilog Code Generationcited by 246
- 2023VeriGen: A Large Language Model for Verilog Code Generationcited by 197
- 2023Is Self-Repair a Silver Bullet for Code Generation?cited by 191
- 2019SPoC: Search-based Pseudocode to Codecited by 176
- 2023ChipNeMo: Domain-Adapted LLMs for Chip Designcited by 168
- 2023RTLLM: An Open-Source Benchmark for Design RTL Generation with Large Language Modelcited by 143
- 2023Chip-Chat: Challenges and Opportunities in Conversational Hardware Designcited by 136
- 2023ChatEDA: A Large Language Model Powered Autonomous Agent for EDAcited by 118
- 2023ChipGPT: How far are we from natural language hardware designcited by 101
- 2024BetterV: Controlled Verilog Generation with Discriminative Guidancecited by 99
- 2023RTLFixer: Automatically Fixing RTL Syntax Errors with Large Language Modelscited by 98
- 2020GCN-RL Circuit Designer: Transferable Transistor Sizing with Graph Neural Networks and Reinforcement Learningcited by 89
- 2023AutoChip: Automating HDL Generation Using LLM Feedbackcited by 80
- 2023GPT4AIGChip: Towards Next-Generation AI Accelerator Design Automation via Large Language Modelscited by 59
- 2023CktGNN: Circuit Graph Neural Network for Electronic Design Automationcited by 55
- 2022MaskPlace: Fast Chip Placement via Reinforced Visual Representation Learningcited by 43
- 2023ChiPFormer: Transferable Chip Placement via Offline Decision Transformercited by 42
- 2024Make Every Move Count: LLM-based High-Quality RTL Code Generation Using MCTScited by 42
- 2023LLM4EDA: Emerging Progress in Large Language Models for Electronic Design Automationcited by 40
- 2024HDLdebugger: Streamlining HDL debugging with Large Language Modelscited by 25
- 2020DAMO: Deep Agile Mask Optimization for Full Chip Scalecited by 24
- 2023Learning to Design Analog Circuits to Meet Threshold Specificationscited by 9
- 2024SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Modelcited by 9
- 2024Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designscited by 9
- 2023Physics-Informed Optical Kernel Regression Using Complex-valued Neural Fieldscited by 4
- 2023New Interaction Paradigm for Complex EDA Software Leveraging GPTcited by 4
Built on by
Citing papers per year: 2024: 9; 2025: 37; 2026: 36.
82 papers.
Sort:
By area:
- 2025A Survey of Research in Large Language Models for Electronic Design Automationcited by 38
- 2025AnalogGenie: A Generative Engine for Automatic Discovery of Analog Circuit Topologiescited by 35
- 2025Text2World: Benchmarking Large Language Models for Symbolic World Model Generationcited by 25
- 2024LEDRO: LLM-Enhanced Design Space Reduction and Optimization for Analog Circuitscited by 22
- 2024ControlAgent: Automating Control System Design via Novel Integration of LLM Agents and Domain Expertisecited by 20
- 2024AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Modelscited by 17
- 2025AMSbench: A Comprehensive Benchmark for Evaluating MLLM Capabilities in AMS Circuitscited by 14
- 2025AnalogCoder-Pro: Unifying Analog Circuit Generation and Optimization via Multi-modal LLMscited by 14
- 2026Frontier-Eng: Benchmarking Self-Evolving Agents on Real-World Engineering Tasks with Generative Optimizationcited by 13
- 2024LLM-Enhanced Bayesian Optimization for Efficient Analog Layout Constraint Generationcited by 11
- 2024Schemato -- An LLM for Netlist-to-Schematic Conversioncited by 11
- 2025CIRCUIT: A Benchmark for Circuit Interpretation and Reasoning Capabilities of LLMscited by 11
38 more
- 2024SPICEPilot: Navigating SPICE Code Generation and Simulation with AI Guidancecited by 10
- 2025AUTOCIRCUIT-RL: Reinforcement Learning-Driven LLM for Automated Circuit Topology Generationcited by 10
- 2025AnaFlow: Agentic LLM-based Workflow for Reasoning-Driven Explainable and Sample-Efficient Analog Circuit Sizingcited by 10
- 2025AMSnet 2.0: A Large AMS Database with AI Segmentation for Net Detectioncited by 9
- 2024INSIGHT: Universal Neural Simulator for Analog Circuits Harnessing Autoregressive Transformerscited by 8
- 2025LIFT: LLM-Based Pragma Insertion for HLS via GNN Supervised Fine-Tuningcited by 8
- 2024SPICED: Syntactical Bug and Trojan Pattern Identification in A/MS Circuits using LLM-Enhanced Detectioncited by 7
- 2025LLM-DSE: Searching Accelerator Parameters with LLM Agentscited by 7
- 2025TopoSizing: An LLM-aided Framework of Topology-based Understanding and Sizing for AMS Circuitscited by 7
- 2026AlignCoder: Aligning Retrieval with Target Intent for Repository-Level Code Completioncited by 7
- 2025Evolution of Optimization Algorithms for Global Placement via Large Language Modelscited by 6
- 2025MenTeR: A fully-automated Multi-agenT workflow for end-to-end RF/Analog Circuits Netlist Designcited by 6
- 2025LaMAGIC2: Advanced Circuit Formulations for Language Model-Based Analog Topology Generationcited by 6
- 2025HeaRT: A Hierarchical Circuit Reasoning Tree-Based Agentic Framework for AMS Design Optimizationcited by 5
- 2025FALCON: An ML Framework for Fully Automated Layout-Constrained Analog Circuit Designcited by 4
- 2025A Large Language Model-based Multi-Agent Framework for Analog Circuits' Sizing Relationships Extractioncited by 3
- 2026DRAINCODE: Stealthy Energy Consumption Attacks on Retrieval-Augmented Code Generation via Context Poisoningcited by 3
- 2026AnalogAgent: Self-Improving Analog Circuit Design Automation with LLM Agentscited by 3
- 2025DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretrainingcited by 2
- 2025TPU-Gen: LLM-Driven Custom Tensor Processing Unit Generatorcited by 2
- 2025Evaluating LLM-based Workflows for Switched-Mode Power Supply Designcited by 2
- 2025GENIE-ASI: Generative Instruction and Executable Code for Analog Subcircuit Identificationcited by 2
- 2025EEschematic: Multimodal-LLM Based AI Agent for Schematic Generation of Analog Circuitcited by 2
- 2025DeepRWCap: Neural-Guided Random-Walk Capacitance Solver for IC Designcited by 2
- 2025ZeroSim: Zero-Shot Analog Circuit Evaluation with Unified Transformer Embeddingscited by 2
- 2026OSIRIS: Bridging Analog Circuit Design and Machine Learning with Scalable Dataset Generationcited by 2
- 2026CircuitFormer: A Circuit Language Model for Analog Topology Design from Natural Language Promptcited by 2
- 2026PANDA: An LLM-Enhanced Performance-Driven Analog Design Framework Bridging Design Intent and Layout Generationcited by 2
- 2026PhoenixRepair: Rethinking Repair Strategy Exploration in Software Agentscited by 2
- 2024CktGen: Automated Analog Circuit Design with Generative Artificial Intelligencecited by 1
- 2025SPICEMixer - Netlist-Level Circuit Evolutioncited by 1
- 2025Polymath: A Self-Optimizing Agent with Dynamic Hierarchical Workflowcited by 1
- 2025Principle-Guided Verilog Optimization: IP-Safe Knowledge Transfer via Local-Cloud Collaborationcited by 1
- 2025Dataset Construction for Training LLM to Learn Analog Circuit Knowledgecited by 1
- 2025White-Box Reasoning: Synergizing LLM Strategy and gm/Id Data for Automated Analog Circuit Designcited by 1
- 2026Report for NSF Workshop on AI for Electronic Design Automationcited by 1
- 2026PowerGenie: Analytically-Guided Evolutionary Discovery of Superior Reconfigurable Power Converterscited by 1
- 2026AstRL: Analog and Mixed-Signal Circuit Synthesis with Deep Reinforcement Learningcited by 1
50 most cited of 82 All 82 (JSON)
- 2026cktFormer: Transformer-Based Approach for Automated Analog Circuit Design29 Sep 2026
- 2026Inspector: Conversational and Lightweight Analyzer of Analog Circuit Layouts Using LLM and CNNs28 Sep 2026
- 2026Long-Horizon Analog Design Bench: Benchmarking Agents on Hours-Long Analog and Mixed-Signal Circuit Design Tasks27 Sep 2026
- 2026AgenticSizing: A Large Language Model-based Multi-Agent Framework for Analog Circuit Sizing22 Sep 2026
- 2026Validation and Simulation Catch Different Errors: Four Levels of Evaluation for LLM-Generated Circuits21 Sep 2026
- 2026Analog-DB: An Agent-First Analog Integrated Circuit Database, From Blocks to Systems1 Sep 2026
- 2026Spicing up Genetic Netlist Generation with LLMs24 Aug 2026
- 2026AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models13 Aug 2026
- 2026NetlistBench: Evaluating LLM Reliability in SPICE Netlist Recognition and Manipulation12 Aug 2026
- 2026ORACLE: A Multi-Objective Reinforcement Learning-Based Analog Circuit Design Optimizer with Large Language Models-Guided Exploration5 Aug 2026
- 2026PICopilot: An LLM-based Agentic Framework for Assisting Photonic Integrated Circuit Design via Script Generation3 Aug 2026
- 2026PhoenixRepair: Rethinking Repair Strategy Exploration in Software Agents21 Jul 2026
38 more
- 2026RF-Agent: A Practical Framework for Building Language Agents for RFIC Design21 Jul 2026
- 2026Towards Reliable AI-Assisted Analog Design: Template-Constrained LLM Agents for SAR ADC Generation15 Jul 2026
- 2026EXPLORE: Exploration with Guided Search for Analog Topology Generation using Language Models15 Jul 2026
- 2026AutoVSR: Automatic Visual-to-Symbolic Reasoning for Symbolic Expression Generation from Circuit Schematic13 Jul 2026
- 2026SINA: A Fully Automated Circuit Schematic Image to Netlist Generator Using Artificial Intelligence2 Jul 2026
- 2026Agentic Electronic Design Automation: A Handoff Perspective18 Jun 2026
- 2026PANDA: An LLM-Enhanced Performance-Driven Analog Design Framework Bridging Design Intent and Layout Generation13 Jun 2026
- 2026pcbGPT: Automatic PCB Schematic Synthesis from Natural Language Requirements31 May 2026
- 2026PICasso: An AI-Enabled Design Framework for Autonomous Optimization of Silicon Photonic Devices28 May 2026
- 2026SchGen: PCB Schematic Generation with Semantic-Grounded Code Representations28 May 2026
- 2026CircuitFormer: A Circuit Language Model for Analog Topology Design from Natural Language Prompt7 May 2026
- 2026AMSnet-q: Unsupervised Circuit Identification and Performance Labeling for AMS Circuits2 May 2026
- 2026AnalogRetriever: Learning Cross-Modal Representations for Analog Circuit Retrieval25 Apr 2026
- 2026Frontier-Eng: Benchmarking Self-Evolving Agents on Real-World Engineering Tasks with Generative Optimization14 Apr 2026
- 2026Can an Actor-Critic Optimization Framework Improve Analog Design?25 Mar 2026
- 2026AnalogAgent: Self-Improving Analog Circuit Design Automation with LLM Agents25 Mar 2026
- 2026Unseen-Codebases-Domain Data Synthesis and Training Based on Code Graphs24 Feb 2026
- 2026AstRL: Analog and Mixed-Signal Circuit Synthesis with Deep Reinforcement Learning12 Feb 2026
- 2026EM-Aware Physical Synthesis: Neural Inductor Modeling and Intelligent Placement & Routing for RF Circuits12 Feb 2026
- 2026PowerGenie: Analytically-Guided Evolutionary Discovery of Superior Reconfigurable Power Converters29 Jan 2026
- 2026DRAINCODE: Stealthy Energy Consumption Attacks on Retrieval-Augmented Code Generation via Context Poisoning28 Jan 2026
- 2026AlignCoder: Aligning Retrieval with Target Intent for Repository-Level Code Completion27 Jan 2026
- 2026OSIRIS: Bridging Analog Circuit Design and Machine Learning with Scalable Dataset Generation27 Jan 2026
- 2026Report for NSF Workshop on AI for Electronic Design Automation20 Jan 2026
- 2025PCEval: A Benchmark for Evaluating Physical Computing Capabilities of Large Language Models31 Dec 2025
- 2025AMS-IO-Bench and AMS-IO-Agent: Benchmarking and Structured Reasoning for Analog and Mixed-Signal Integrated Circuit Input/Output Design25 Dec 2025
- 2025HeaRT: A Hierarchical Circuit Reasoning Tree-Based Agentic Framework for AMS Design Optimization24 Nov 2025
- 2025Automatic Pruning Discovery for Large Language Models19 Nov 2025
- 2025ZeroSim: Zero-Shot Analog Circuit Evaluation with Unified Transformer Embeddings10 Nov 2025
- 2025DeepRWCap: Neural-Guided Random-Walk Capacitance Solver for IC Design10 Nov 2025
- 2025AnaFlow: Agentic LLM-based Workflow for Reasoning-Driven Explainable and Sample-Efficient Analog Circuit Sizing5 Nov 2025
- 2025EEschematic: Multimodal-LLM Based AI Agent for Schematic Generation of Analog Circuit19 Oct 2025
- 2025TopoSizing: An LLM-aided Framework of Topology-based Understanding and Sizing for AMS Circuits17 Sep 2025
- 2025GENIE-ASI: Generative Instruction and Executable Code for Analog Subcircuit Identification26 Aug 2025
- 2025Dataset Construction for Training LLM to Learn Analog Circuit Knowledge14 Aug 2025
- 2025White-Box Reasoning: Synergizing LLM Strategy and gm/Id Data for Automated Analog Circuit Design9 Aug 2025
- 2025Principle-Guided Verilog Optimization: IP-Safe Knowledge Transfer via Local-Cloud Collaboration5 Aug 2025
- 2025Polymath: A Self-Optimizing Agent with Dynamic Hierarchical Workflow4 Aug 2025
50 newest of 82 All 82 (JSON)
- 2024ControlAgent: Automating Control System Design via Novel Integration of LLM Agents and Domain Expertisecited by 20
- 2026Frontier-Eng: Benchmarking Self-Evolving Agents on Real-World Engineering Tasks with Generative Optimizationcited by 13
- 2025LLM-DSE: Searching Accelerator Parameters with LLM Agentscited by 7
- 2025HeaRT: A Hierarchical Circuit Reasoning Tree-Based Agentic Framework for AMS Design Optimizationcited by 5
- 2026AnalogAgent: Self-Improving Analog Circuit Design Automation with LLM Agentscited by 3
- 2025EEschematic: Multimodal-LLM Based AI Agent for Schematic Generation of Analog Circuitcited by 2
- 2025Polymath: A Self-Optimizing Agent with Dynamic Hierarchical Workflowcited by 1
- 2026RF-Agent: A Practical Framework for Building Language Agents for RFIC Designcited by 1
- 2025A2H-MAS: An Algorithm-to-HLS Multi-Agent System for Automated and Reliable FPGA Implementationcited by 0
- 2025AMS-IO-Bench and AMS-IO-Agent: Benchmarking and Structured Reasoning for Analog and Mixed-Signal Integrated Circuit Input/Output Designcited by 0
- 2026Agentic Electronic Design Automation: A Handoff Perspectivecited by 0
- 2026PICopilot: An LLM-based Agentic Framework for Assisting Photonic Integrated Circuit Design via Script Generationcited by 0
12 most cited of 14 All 14 (JSON)
- 2026Long-Horizon Analog Design Bench: Benchmarking Agents on Hours-Long Analog and Mixed-Signal Circuit Design Tasks27 Sep 2026
- 2026AgenticSizing: A Large Language Model-based Multi-Agent Framework for Analog Circuit Sizing22 Sep 2026
- 2026PICopilot: An LLM-based Agentic Framework for Assisting Photonic Integrated Circuit Design via Script Generation3 Aug 2026
- 2026RF-Agent: A Practical Framework for Building Language Agents for RFIC Design21 Jul 2026
- 2026Agentic Electronic Design Automation: A Handoff Perspective18 Jun 2026
- 2026Frontier-Eng: Benchmarking Self-Evolving Agents on Real-World Engineering Tasks with Generative Optimization14 Apr 2026
- 2026AnalogAgent: Self-Improving Analog Circuit Design Automation with LLM Agents25 Mar 2026
- 2025AMS-IO-Bench and AMS-IO-Agent: Benchmarking and Structured Reasoning for Analog and Mixed-Signal Integrated Circuit Input/Output Design25 Dec 2025
- 2025HeaRT: A Hierarchical Circuit Reasoning Tree-Based Agentic Framework for AMS Design Optimization24 Nov 2025
- 2025EEschematic: Multimodal-LLM Based AI Agent for Schematic Generation of Analog Circuit19 Oct 2025
- 2025Polymath: A Self-Optimizing Agent with Dynamic Hierarchical Workflow4 Aug 2025
- 2025A2H-MAS: An Algorithm-to-HLS Multi-Agent System for Automated and Reliable FPGA Implementation29 Jul 2025
12 newest of 14 All 14 (JSON)
- 2025CIRCUIT: A Benchmark for Circuit Interpretation and Reasoning Capabilities of LLMscited by 11
- 2025AnaFlow: Agentic LLM-based Workflow for Reasoning-Driven Explainable and Sample-Efficient Analog Circuit Sizingcited by 10
- 2026PhoenixRepair: Rethinking Repair Strategy Exploration in Software Agentscited by 2
- 2025White-Box Reasoning: Synergizing LLM Strategy and gm/Id Data for Automated Analog Circuit Designcited by 1
- 2026PhoenixRepair: Rethinking Repair Strategy Exploration in Software Agents21 Jul 2026
- 2025AnaFlow: Agentic LLM-based Workflow for Reasoning-Driven Explainable and Sample-Efficient Analog Circuit Sizing5 Nov 2025
- 2025White-Box Reasoning: Synergizing LLM Strategy and gm/Id Data for Automated Analog Circuit Design9 Aug 2025
- 2025CIRCUIT: A Benchmark for Circuit Interpretation and Reasoning Capabilities of LLMs11 Feb 2025
- 2025A Survey of Research in Large Language Models for Electronic Design Automationcited by 38
- 2025AnalogGenie: A Generative Engine for Automatic Discovery of Analog Circuit Topologiescited by 35
- 2024LEDRO: LLM-Enhanced Design Space Reduction and Optimization for Analog Circuitscited by 22
- 2024AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Modelscited by 17
- 2025AMSbench: A Comprehensive Benchmark for Evaluating MLLM Capabilities in AMS Circuitscited by 14
- 2025AnalogCoder-Pro: Unifying Analog Circuit Generation and Optimization via Multi-modal LLMscited by 14
- 2024LLM-Enhanced Bayesian Optimization for Efficient Analog Layout Constraint Generationcited by 11
- 2024Schemato -- An LLM for Netlist-to-Schematic Conversioncited by 11
- 2024SPICEPilot: Navigating SPICE Code Generation and Simulation with AI Guidancecited by 10
- 2025AUTOCIRCUIT-RL: Reinforcement Learning-Driven LLM for Automated Circuit Topology Generationcited by 10
- 2024INSIGHT: Universal Neural Simulator for Analog Circuits Harnessing Autoregressive Transformerscited by 8
- 2025LIFT: LLM-Based Pragma Insertion for HLS via GNN Supervised Fine-Tuningcited by 8
12 most cited of 60 All 60 (JSON)
- 2026cktFormer: Transformer-Based Approach for Automated Analog Circuit Design29 Sep 2026
- 2026Inspector: Conversational and Lightweight Analyzer of Analog Circuit Layouts Using LLM and CNNs28 Sep 2026
- 2026Validation and Simulation Catch Different Errors: Four Levels of Evaluation for LLM-Generated Circuits21 Sep 2026
- 2026Analog-DB: An Agent-First Analog Integrated Circuit Database, From Blocks to Systems1 Sep 2026
- 2026Spicing up Genetic Netlist Generation with LLMs24 Aug 2026
- 2026AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models13 Aug 2026
- 2026NetlistBench: Evaluating LLM Reliability in SPICE Netlist Recognition and Manipulation12 Aug 2026
- 2026ORACLE: A Multi-Objective Reinforcement Learning-Based Analog Circuit Design Optimizer with Large Language Models-Guided Exploration5 Aug 2026
- 2026Towards Reliable AI-Assisted Analog Design: Template-Constrained LLM Agents for SAR ADC Generation15 Jul 2026
- 2026EXPLORE: Exploration with Guided Search for Analog Topology Generation using Language Models15 Jul 2026
- 2026AutoVSR: Automatic Visual-to-Symbolic Reasoning for Symbolic Expression Generation from Circuit Schematic13 Jul 2026
- 2026SINA: A Fully Automated Circuit Schematic Image to Netlist Generator Using Artificial Intelligence2 Jul 2026
12 newest of 60 All 60 (JSON)
Similar, not cited
Close in wording, no citation either way
- 2025AnalogSAGE: Self-evolving Analog Design Multi-Agents with Stratified Memory and Grounded Experience
- 2025CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design
- 2024AMSnet-KG: A Netlist Dataset for LLM-based AMS Circuit Auto-Design Using Knowledge Graph RAG
- 2026AutoSizer: Automatic Sizing of Analog and Mixed-Signal Circuits via Large Language Model (LLM) Agents
- 2026ARCS: Autoregressive Circuit Synthesis with Topology-Aware Graph Attention and Spec Conditioning
- 2026RFChipAgent: Multi-Agentic AI Flow for Analog/RF Chip Design
- 2021A flexible and fast PyTorch toolkit for simulating training and inference on analog crossbar arrays
- 2025QiMeng-SALV: Signal-Aware Learning for Verilog Code Generation