OSIRIS: Bridging Analog Circuit Design and Machine Learning with Scalable Dataset Generation
Not on the map. Why?
Abstract (arXiv)
The automation of analog integrated circuit (IC) design remains a longstanding challenge, primarily due to the intricate interdependencies among physical layout, parasitic effects, and circuit-level performance. These interactions impose complex constraints that are difficult to accurately capture and optimize using conventional design methodologies. Although recent advances in machine learning (ML) have shown promise in automating specific stages of the analog design flow, the development of holistic, end-to-end frameworks that integrate these stages and iteratively refine layouts using post-layout, parasitic-aware performance feedback is still in its early stages. Furthermore, progress in this direction is hindered by the limited availability of open, high-quality datasets tailored to the analog domain, restricting both the benchmarking and the generalizability of ML-based techniques. To address these limitations, we present OSIRIS, a scalable dataset generation pipeline for analog IC design. OSIRIS systematically explores the design space of analog circuits while producing comprehensive performance metrics and metadata, thereby enabling ML-driven research in electronic design automation (EDA). In addition, we release a dataset consisting of 87,100 circuit variations generated with OSIRIS, accompanied by a reinforcement learning (RL)-based baseline method that exploits OSIRIS for analog design optimization.
Key facts. Cited by 2 papers in the map (data through 7 Oct 2026). Builds on 23 of its 58 references that are in the map. First posted on arXiv 27 Jan 2026.
Builds on
23 of 58 references.
References · 23
- 2017Proximal Policy Optimization Algorithmscited by 14,441
- 2021LoRA: Low-Rank Adaptation of Large Language Modelscited by 14,084
- 2022Scaling Instruction-Finetuned Language Modelscited by 2,997
- 2024AnalogCoder: Analog Circuit Design via Training-Free Code Generationcited by 82
- 2021Machine Learning for Electronic Design Automation: A Surveycited by 71
- 2024OriGen:Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflectioncited by 56
- 2023CktGNN: Circuit Graph Neural Network for Electronic Design Automationcited by 55
- 2024CraftRTL: High-quality Synthetic Data Generation for Verilog Code Models with Correct-by-Construction Non-Textual Representations and Targeted Code Repaircited by 41
- 2025AnalogGenie: A Generative Engine for Automatic Discovery of Analog Circuit Topologiescited by 35
- 2024LaMAGIC: Language-Model-based Topology Generation for Analog Integrated Circuitscited by 32
- 2024AMSNet: Netlist Dataset for AMS Circuitscited by 24
- 2019A Deep Reinforcement Learning Approach for Global Routingcited by 20
11 more
- 2025A Survey of Circuit Foundation Model: Foundation AI Models for VLSI Circuit Design and EDAcited by 17
- 2025AnalogCoder-Pro: Unifying Analog Circuit Generation and Optimization via Multi-modal LLMscited by 14
- 2020Attention Routing: track-assignment detailed routing using attention-based reinforcement learningcited by 11
- 2025VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistencycited by 11
- 2025AUTOCIRCUIT-RL: Reinforcement Learning-Driven LLM for Automated Circuit Topology Generationcited by 10
- 2020ALIGN: A System for Automating Analog Layoutcited by 8
- 2025TopoSizing: An LLM-aided Framework of Topology-based Understanding and Sizing for AMS Circuitscited by 7
- 2023Post-Layout Simulation Driven Analog Circuit Sizingcited by 5
- 2024Fast ML-driven Analog Circuit Layout using Reinforcement Learning and Steiner Treescited by 5
- 2024Effective Analog ICs Floorplanning with Relational Graph Neural Networks and Reinforcement Learningcited by 5
- 2025Enhancing Reinforcement Learning for the Floorplanning of Analog ICs with Beam Searchcited by 3
Built on by
Citing papers per year: 2026: 2.
2 papers.