Spicing up Genetic Netlist Generation with LLMs
Not on the map. Why?
Abstract (arXiv)
Analog circuit topology synthesis remains challenging because useful designs occupy a tiny fraction of a combinatorial search space, and small structural changes can induce highly nonlinear changes in behavior. Evolutionary algorithms are attractive because they can optimize over discrete circuit topologies using only black-box evaluations, but they often require many SPICE simulations and may converge prematurely. We introduce LLM-SPICEMixer, a hybrid synthesis framework that augments genetic netlist generation with IGEL (Inspiration-Guided Evolution with LLMs), an LLM-based proposal operator. During search, IGEL prompts an LLM with high-performing circuits from the elite set and instructs it to generate a new SPICE netlist, which is then evaluated by SPICE and selected using the same reward mechanism as conventional genetic operators. Thus, the LLM contributes structured topology proposals while simulation remains the source of truth. We evaluate LLM-SPICEMixer on a challenging benchmark task: synthesizing transistor-level circuits that implement a discriminant function for Iris classification. Compared with the genetic framework without LLM guidance, LLM-SPICEMixer improves the median final training reward by 8.4% and the median validation-selected test reward by 8.8%. The best validation-selected circuit achieves 93.3% test accuracy at the nominal tt corner and 85.9% average test accuracy across 17 process, voltage, and temperature corners.
Key facts. No citing papers in the map yet (data through 14 Oct 2026). Builds on 29 of its 50 references that are in the map. First posted on arXiv 24 Aug 2026.
Builds on
29 of 50 references.
References · 29
- 2023Efficient Memory Management for Large Language Model Serving with PagedAttentioncited by 5,944
- 2023Self-Refine: Iterative Refinement with Self-Feedbackcited by 3,442
- 2019The Curious Case of Neural Text Degenerationcited by 2,916
- 2025Gemma 3 Technical Reportcited by 1,824
- 2025AlphaEvolve: A coding agent for scientific and algorithmic discoverycited by 867
- 2017Evolution Strategies as a Scalable Alternative to Reinforcement Learningcited by 574
- 2024ReEvo: Large Language Models as Hyper-Heuristics with Reflective Evolutioncited by 276
- 2024Evolution of Heuristics: Towards Efficient Automatic Algorithm Design Using Large Language Modelcited by 268
- 2025Verbalized Sampling: How to Mitigate Mode Collapse and Unlock LLM Diversitycited by 105
- 2020GCN-RL Circuit Designer: Transferable Transistor Sizing with Graph Neural Networks and Reinforcement Learningcited by 89
- 2024AnalogCoder: Analog Circuit Design via Training-Free Code Generationcited by 84
- 2020AutoCkt: Deep Reinforcement Learning of Analog Circuit Designscited by 51
17 more
- 2025The Price of Format: Diversity Collapse in LLMscited by 43
- 2025AnalogGenie: A Generative Engine for Automatic Discovery of Analog Circuit Topologiescited by 37
- 2021DNN-Opt: An RL Inspired Optimization for Analog Circuit Sizing using Deep Neural Networkscited by 18
- 2024AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Modelscited by 18
- 2025What and Whose Knowledge? Measuring Epistemic Diversity in Large Language Modelscited by 14
- 2025EEsizer: LLM-Based AI Agent for Sizing of Analog and Mixed Signal Circuitcited by 13
- 2025LLM-USO: Large Language Model-based Universal Sizing Optimizercited by 11
- 2025AUTOCIRCUIT-RL: Reinforcement Learning-Driven LLM for Automated Circuit Topology Generationcited by 11
- 2025AnaFlow: Agentic LLM-based Workflow for Reasoning-Driven Explainable and Sample-Efficient Analog Circuit Sizingcited by 11
- 2013Interpreting random forest classification models using a feature contribution methodcited by 6
- 2026What Makes an LLM a Good Optimizer? A Trajectory Analysis of LLM-Guided Evolutionary Searchcited by 5
- 2026AnalogAgent: Self-Improving Analog Circuit Design Automation with LLM Agentscited by 4
- 2025PPAAS: PVT and Pareto Aware Analog Sizing via Goal-conditioned Reinforcement Learningcited by 3
- 2024GraCo -- A Graph Composer for Integrated Circuitscited by 2
- 2026AnalogToBi: Device-Level Analog Circuit Topology Generation via Bipartite Graph and Grammar Guided Decodingcited by 2
- 2025SPICEMixer - Netlist-Level Circuit Evolutioncited by 1
- 2026PowerGenie: Analytically-Guided Evolutionary Discovery of Superior Reconfigurable Power Converterscited by 1
Built on by
Not cited yet.