AMSbench: A Comprehensive Benchmark for Evaluating MLLM Capabilities in AMS Circuits
Not on the map. Why?
Abstract (arXiv)
Analog/Mixed-Signal (AMS) circuits play a critical role in the integrated circuit (IC) industry. However, automating Analog/Mixed-Signal (AMS) circuit design has remained a longstanding challenge due to its difficulty and complexity. Although recent advances in Multi-modal Large Language Models (MLLMs) offer promising potential for supporting AMS circuit analysis and design, current research typically evaluates MLLMs on isolated tasks within the domain, lacking a comprehensive benchmark that systematically assesses model capabilities across diverse AMS-related challenges. To address this gap, we introduce AMSbench, a benchmark suite designed to evaluate MLLM performance across critical tasks including circuit schematic perception, circuit analysis, and circuit design. AMSbench comprises approximately 8000 test questions spanning multiple difficulty levels and assesses eight prominent models, encompassing both open-source and proprietary solutions such as Qwen 2.5-VL and Gemini 2.5 Pro. Our evaluation highlights significant limitations in current MLLMs, particularly in complex multi-modal reasoning and sophisticated circuit design tasks. These results underscore the necessity of advancing MLLMs' understanding and effective application of circuit-specific knowledge, thereby narrowing the existing performance gap relative to human expertise and moving toward fully automated AMS circuit design workflows. Our data is released at this URL.
Key facts. Cited by 15 papers in the map (data through 14 Oct 2026). Builds on 30 of its 42 references that are in the map. First posted on arXiv 30 May 2025.
Builds on
30 of 42 references.
References · 30
- 2022Training language models to follow instructions with human feedbackcited by 15,971
- 2025DeepSeek-R1: Incentivizing Reasoning Capability in LLMs via Reinforcement Learningcited by 6,330
- 2024Qwen2.5 Technical Reportcited by 4,942
- 2024GPT-4o System Cardcited by 4,588
- 2023MMMU: A Massive Multi-discipline Multimodal Understanding and Reasoning Benchmark for Expert AGIcited by 2,080
- 2024Qwen2.5-Math Technical Report: Toward Mathematical Expert Model via Self-Improvementcited by 1,090
- 2024MathVerse: Does Your Multi-modal LLM Truly See the Diagrams in Visual Math Problems?cited by 586
- 2025Kimi-VL Technical Reportcited by 388
- 2025Seed1.5-VL Technical Reportcited by 373
- 2023Analyzing and Mitigating Object Hallucination in Large Vision-Language Modelscited by 316
- 2023A Survey on Multimodal Large Language Models for Autonomous Drivingcited by 290
- 2024MinerU: An Open-Source Solution for Precise Document Content Extractioncited by 267
18 more
- 2023VerilogEval: Evaluating Large Language Models for Verilog Code Generationcited by 252
- 2023RTLLM: An Open-Source Benchmark for Design RTL Generation with Large Language Modelcited by 148
- 2023Chip-Chat: Challenges and Opportunities in Conversational Hardware Designcited by 140
- 2025Can MLLMs Reason in Multimodality? EMMA: An Enhanced MultiModal ReAsoning Benchmarkcited by 134
- 2024GroundingGPT:Language Enhanced Multi-modal Grounding Modelcited by 101
- 2024AnalogCoder: Analog Circuit Design via Training-Free Code Generationcited by 84
- 2023Can ChatGPT replace StackOverflow? A Study on Robustness and Reliability of Large Language Model Code Generationcited by 73
- 2023GPT4AIGChip: Towards Next-Generation AI Accelerator Design Automation via Large Language Modelscited by 61
- 2024ADO-LLM: Analog Design Bayesian Optimization with In-Context Learning of Large Language Modelscited by 44
- 2025A Survey of Research in Large Language Models for Electronic Design Automationcited by 41
- 2025AnalogGenie: A Generative Engine for Automatic Discovery of Analog Circuit Topologiescited by 37
- 2024AmpAgent: An LLM-based Multi-Agent System for Multi-stage Amplifier Schematic Design from Literature for Process and Performance Portingcited by 29
- 2024AMSNet: Netlist Dataset for AMS Circuitscited by 25
- 2024Masala-CHAI: A Large-Scale SPICE Netlist Dataset for Analog Circuits by Harnessing AIcited by 18
- 2025A Survey of Circuit Foundation Model: Foundation AI Models for VLSI Circuit Design and EDAcited by 17
- 2024AMSnet-KG: A Netlist Dataset for LLM-based AMS Circuit Auto-Design Using Knowledge Graph RAGcited by 16
- 2023On the Viability of using LLMs for SW/HW Co-Design: An Example in Designing CiM DNN Acceleratorscited by 11
- 2025CIRCUIT: A Benchmark for Circuit Interpretation and Reasoning Capabilities of LLMscited by 11
Built on by
Citing papers per year: 2025: 5; 2026: 10.
15 papers.
Sort:
By area:
- 2025AnalogCoder-Pro: Unifying Analog Circuit Generation and Optimization via Multi-modal LLMscited by 15
- 2025MuaLLM: A Multimodal Large Language Model Agent for Circuit Design Assistance with Hybrid Contextual Retrieval-Augmented Generationcited by 8
- 2026Cognitive Mismatch in Multimodal Large Language Models for Discrete Symbol Understandingcited by 7
- 2025CircuitSense: A Hierarchical MLLM Benchmark Bridging Visual Comprehension and Symbolic Reasoning in Engineering Design Processcited by 3
- 2025Evaluating LLM-based Workflows for Switched-Mode Power Supply Designcited by 2
- 2025Dataset Construction for Training LLM to Learn Analog Circuit Knowledgecited by 1
- 2026RF-Agent: A Practical Framework for Building Language Agents for RFIC Designcited by 1
- 2026NetlistBench: Evaluating LLM Reliability in SPICE Netlist Recognition and Manipulationcited by 1
- 2026DiagramNet: An End-to-End Recognition Framework and Dataset for Non-Standard System-Level Diagramscited by 0
- 2026Surveying GenAI-based Automation in Printed Circuit Board Design and Testcited by 0
- 2026PCBnet: A Dataset and Automatic Construction of SPICE Netlists from Schematic Imagescited by 0
- 2026Fidelity Is Not Enough: Dispatch-Level Instrumentation for Agentic Datasheet Extractioncited by 0
3 more
- 2026Circuit-MLLM: Topological Logic-Guided Latent-Space Visual Reasoning for Circuit Schematic Understandingcited by 0
- 2026Long-Horizon Analog Design Bench: Benchmarking Agents on Hours-Long Analog and Mixed-Signal Circuit Design Taskscited by 0
- 20262d-fet-bench: from spatial reasoning to fet design on flakescited by 0
- 20262d-fet-bench: from spatial reasoning to fet design on flakes5 Oct 2026
- 2026Long-Horizon Analog Design Bench: Benchmarking Agents on Hours-Long Analog and Mixed-Signal Circuit Design Tasks27 Sep 2026
- 2026Circuit-MLLM: Topological Logic-Guided Latent-Space Visual Reasoning for Circuit Schematic Understanding14 Sep 2026
- 2026Fidelity Is Not Enough: Dispatch-Level Instrumentation for Agentic Datasheet Extraction28 Aug 2026
- 2026PCBnet: A Dataset and Automatic Construction of SPICE Netlists from Schematic Images28 Aug 2026
- 2026NetlistBench: Evaluating LLM Reliability in SPICE Netlist Recognition and Manipulation12 Aug 2026
- 2026RF-Agent: A Practical Framework for Building Language Agents for RFIC Design21 Jul 2026
- 2026Surveying GenAI-based Automation in Printed Circuit Board Design and Test10 Jun 2026
- 2026DiagramNet: An End-to-End Recognition Framework and Dataset for Non-Standard System-Level Diagrams2 May 2026
- 2026Cognitive Mismatch in Multimodal Large Language Models for Discrete Symbol Understanding19 Mar 2026
- 2025CircuitSense: A Hierarchical MLLM Benchmark Bridging Visual Comprehension and Symbolic Reasoning in Engineering Design Process26 Sep 2025
- 2025Dataset Construction for Training LLM to Learn Analog Circuit Knowledge14 Aug 2025
3 more
- 2025MuaLLM: A Multimodal Large Language Model Agent for Circuit Design Assistance with Hybrid Contextual Retrieval-Augmented Generation11 Aug 2025
- 2025AnalogCoder-Pro: Unifying Analog Circuit Generation and Optimization via Multi-modal LLMs4 Aug 2025
- 2025Evaluating LLM-based Workflows for Switched-Mode Power Supply Design14 Jul 2025
- 2026RF-Agent: A Practical Framework for Building Language Agents for RFIC Designcited by 1
- 2026Fidelity Is Not Enough: Dispatch-Level Instrumentation for Agentic Datasheet Extractioncited by 0
- 2026Long-Horizon Analog Design Bench: Benchmarking Agents on Hours-Long Analog and Mixed-Signal Circuit Design Taskscited by 0
- 2026Long-Horizon Analog Design Bench: Benchmarking Agents on Hours-Long Analog and Mixed-Signal Circuit Design Tasks27 Sep 2026
- 2026Fidelity Is Not Enough: Dispatch-Level Instrumentation for Agentic Datasheet Extraction28 Aug 2026
- 2026RF-Agent: A Practical Framework for Building Language Agents for RFIC Design21 Jul 2026
- 2025CircuitSense: A Hierarchical MLLM Benchmark Bridging Visual Comprehension and Symbolic Reasoning in Engineering Design Processcited by 3
- 2026Circuit-MLLM: Topological Logic-Guided Latent-Space Visual Reasoning for Circuit Schematic Understandingcited by 0
- 20262d-fet-bench: from spatial reasoning to fet design on flakescited by 0
- 20262d-fet-bench: from spatial reasoning to fet design on flakes5 Oct 2026
- 2026Circuit-MLLM: Topological Logic-Guided Latent-Space Visual Reasoning for Circuit Schematic Understanding14 Sep 2026
- 2025CircuitSense: A Hierarchical MLLM Benchmark Bridging Visual Comprehension and Symbolic Reasoning in Engineering Design Process26 Sep 2025
- 2025AnalogCoder-Pro: Unifying Analog Circuit Generation and Optimization via Multi-modal LLMscited by 15
- 2025Evaluating LLM-based Workflows for Switched-Mode Power Supply Designcited by 2
- 2025Dataset Construction for Training LLM to Learn Analog Circuit Knowledgecited by 1
- 2026NetlistBench: Evaluating LLM Reliability in SPICE Netlist Recognition and Manipulationcited by 1
- 2026DiagramNet: An End-to-End Recognition Framework and Dataset for Non-Standard System-Level Diagramscited by 0
- 2026Surveying GenAI-based Automation in Printed Circuit Board Design and Testcited by 0
- 2026PCBnet: A Dataset and Automatic Construction of SPICE Netlists from Schematic Imagescited by 0
- 2026PCBnet: A Dataset and Automatic Construction of SPICE Netlists from Schematic Images28 Aug 2026
- 2026NetlistBench: Evaluating LLM Reliability in SPICE Netlist Recognition and Manipulation12 Aug 2026
- 2026Surveying GenAI-based Automation in Printed Circuit Board Design and Test10 Jun 2026
- 2026DiagramNet: An End-to-End Recognition Framework and Dataset for Non-Standard System-Level Diagrams2 May 2026
- 2025Dataset Construction for Training LLM to Learn Analog Circuit Knowledge14 Aug 2025
- 2025AnalogCoder-Pro: Unifying Analog Circuit Generation and Optimization via Multi-modal LLMs4 Aug 2025
- 2025Evaluating LLM-based Workflows for Switched-Mode Power Supply Design14 Jul 2025
Similar, not cited
Close in wording, no citation either way
- 2025MMCircuitEval: A Comprehensive Multimodal Circuit-Focused Benchmark for Evaluating LLMs
- 2025White-Box Reasoning: Synergizing LLM Strategy and gm/Id Data for Automated Analog Circuit Design
- 2026AutoSizer: Automatic Sizing of Analog and Mixed-Signal Circuits via Large Language Model (LLM) Agents
- 2025AMS-IO-Bench and AMS-IO-Agent: Benchmarking and Structured Reasoning for Analog and Mixed-Signal Integrated Circuit Input/Output Design
- 2026AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models
- 2025EEschematic: Multimodal-LLM Based AI Agent for Schematic Generation of Analog Circuit
- 2024EEE-Bench: A Comprehensive Multimodal Electrical And Electronics Engineering Benchmark
- 2026OSIRIS: Bridging Analog Circuit Design and Machine Learning with Scalable Dataset Generation