ChiPFormer: Transferable Chip Placement via Offline Decision Transformer
On the map: Offline RL and imitation learning from data → Decision transformers and sequence modeling
Abstract (arXiv)
Placement is a critical step in modern chip design, aiming to determine the positions of circuit modules on the chip canvas. Recent works have shown that reinforcement learning (RL) can improve human performance in chip placement. However, such an RL-based approach suffers from long training time and low transfer ability in unseen chip circuits. To resolve these challenges, we cast the chip placement as an offline RL formulation and present ChiPFormer that enables learning a transferable placement policy from fixed offline data. ChiPFormer has several advantages that prior arts do not have. First, ChiPFormer can exploit offline placement designs to learn transferable policies more efficiently in a multi-task setting. Second, ChiPFormer can promote effective finetuning for unseen chip circuits, reducing the placement runtime from hours to minutes. Third, extensive experiments on 32 chip circuits demonstrate that ChiPFormer achieves significantly better placement quality while reducing the runtime by 10x compared to recent state-of-the-art approaches in both public benchmarks and realistic industrial tasks. The deliverables are released at https://sites.google.com/view/chipformer/home.
Key facts. Cited by 42 papers in the map (data through 7 Oct 2026). Placed in Decision transformers and sequence modeling, one of 13 directions in Offline RL and imitation learning from data. Builds on 28 of its 70 references that are in the map. First posted on arXiv 26 Jun 2023.
Builds on
28 of 70 references.
Closest ancestors · 3
Same direction, newest first
- 2022Online Decision Transformer11 Feb
- 2021Generalized Decision Transformer for Offline Hindsight Information Matching19 Nov
- 2021Decision Transformer: Reinforcement Learning via Sequence Modeling2 Jun
Other references · 25
- 2017Proximal Policy Optimization Algorithmscited by 14,441
- 2016Semi-Supervised Classification with Graph Convolutional Networkscited by 11,282
- 2017Graph Attention Networkscited by 8,854
- 2020Offline Reinforcement Learning: Tutorial, Review, and Perspectives on Open Problemscited by 1,873
- 2020D4RL: Datasets for Deep Data-Driven Reinforcement Learningcited by 1,406
- 2016Variational Graph Auto-Encoderscited by 1,373
- 2018Off-Policy Deep Reinforcement Learning without Explorationcited by 1,227
- 2021Offline-to-Online Reinforcement Learning via Balanced Replay and Pessimistic Q-Ensemblecited by 211
- 2021RvS: What is Essential for Offline RL via Supervised Learning?cited by 184
- 2021Policy Finetuning: Bridging Sample-Efficient Offline and Online Reinforcement Learningcited by 157
- 2021Actionable Models: Unsupervised Offline Reinforcement Learning of Robotic Skillscited by 125
- 2021On Joint Learning for Solving Placement and Routing in Chip Designcited by 44
13 more
- 2023Learning Cut Selection for Mixed-Integer Linear Programming via Hierarchical Sequence Modelcited by 44
- 2022MaskPlace: Fast Chip Placement via Reinforced Visual Representation Learningcited by 43
- 2023Behavior Proximal Policy Optimizationcited by 43
- 2022DARA: Dynamics-Aware Reward Augmentation in Offline Reinforcement Learningcited by 40
- 2023Beyond Reward: Offline Preference-guided Policy Optimizationcited by 35
- 2021Sample-Efficient Reinforcement Learning via Conservative Model-Based Actor-Criticcited by 23
- 2021Offline Preference-Based Apprenticeship Learningcited by 17
- 2019The Cost of Application-Class Processing: Energy and Performance Analysis of a Linux-ready 1.7GHz 64bit RISC-V Core in 22nm FDSOI Technologycited by 16
- 2021Learn Goal-Conditioned Policy with Intrinsic Motivation for Deep Reinforcement Learningcited by 15
- 2021Unsupervised Domain Adaptation with Dynamics-Aware Rewards in Reinforcement Learningcited by 15
- 2020Placement in Integrated Circuits using Cyclic Reinforcement Learning and Simulated Annealingcited by 11
- 2022Efficient Exploration in Resource-Restricted Reinforcement Learningcited by 10
- 2021Delving into Macro Placement with Reinforcement Learningcited by 8
Built on by
Citing papers per year: 2023: 3; 2024: 19; 2025: 7; 2026: 13.
42 papers.
Sort:
By area:
- 2024AnalogCoder: Analog Circuit Design via Training-Free Code Generationcited by 82
- 2023Macro Placement by Wire-Mask-Guided Black-Box Optimizationcited by 23
- 2024AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Modelscited by 17
- 2024Benchmarking End-To-End Performance of AI-Based Chip Placement Algorithmscited by 12
- 2024LLM-Enhanced Bayesian Optimization for Efficient Analog Layout Constraint Generationcited by 11
- 2024Retrieval-Guided Reinforcement Learning for Boolean Circuit Minimizationcited by 10
- 2024Hardware Phi-1.5B: A Large Language Model Encodes Hardware Domain Specific Knowledgecited by 10
- 2024Reinforcement Learning Policy as Macro Regulator Rather than Macro Placercited by 10
- 2024Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designscited by 9
- 2024INSIGHT: Universal Neural Simulator for Analog Circuits Harnessing Autoregressive Transformerscited by 8
- 2023Offline Imitation Learning with Variational Counterfactual Reasoningcited by 7
- 2023A Circuit Domain Generalization Framework for Efficient Logic Synthesis in Chip Designcited by 6
30 more
- 2025Evolution of Optimization Algorithms for Global Placement via Large Language Modelscited by 6
- 2024PreRoutGNN for Timing Prediction with Order Preserving Partition: Global Circuit Pre-training, Local Delay Learning and Attentional Cell Modelingcited by 5
- 2024That Chip Has Sailed: A Critique of Unfounded Skepticism Around AI for Chip Designcited by 5
- 2024Effective Analog ICs Floorplanning with Relational Graph Neural Networks and Reinforcement Learningcited by 5
- 2024DIDI: Diffusion-Guided Diversity for Offline Behavioral Generationcited by 4
- 2025BBOPlace-Bench: Benchmarking Black-Box Optimization for Chip Placementcited by 4
- 2024FloorSet -- a VLSI Floorplanning Dataset with Design Constraints of Real-World SoCscited by 2
- 2026CODMAS: A Dialectic Multi-Agent Collaborative Framework for Structured RTL Optimizationcited by 2
- 2024RoutePlacer: An End-to-End Routability-Aware Placer with Graph Neural Networkcited by 1
- 2024Decision Transformer for Enhancing Neural Local Search on the Job Shop Scheduling Problemcited by 1
- 2026See it to Place it: Evolving Macro Placements with Vision-Language Modelscited by 1
- 2024FPGA Divide-and-Conquer Placement using Deep Reinforcement Learningcited by 0
- 2024Addressing Large Action Spaces in 3D Floorplanning via Spatial Generalizationcited by 0
- 2024P-MOSS: Scheduling Main-Memory Indexes Over NUMA Servers Using Next Token Predictioncited by 0
- 2025TransPlace: Transferable Circuit Global Placement via Graph Neural Networkcited by 0
- 2025GNN-DT: Graph Neural Network Enhanced Decision Transformer for Efficient Optimization in Dynamic Environmentscited by 0
- 2025SAGE: Steering Dialog Generation with Future-Aware State-Action Augmentationcited by 0
- 2025Advancing Routing-Awareness in Analog ICs Floorplanningcited by 0
- 2025Re2MaP: Macro Placement by Recursively Prototyping and Packing Tree-based Relocatingcited by 0
- 2026RulePlanner: All-in-One Reinforcement Learner for Unifying Design Rules in 3D Floorplanningcited by 0
- 2026TDPNavigator-Placer: Thermal- and Wirelength-Aware Chiplet Placement in 2.5D Systems Through Multi-Agent Reinforcement Learningcited by 0
- 2026FlowPlace: Flow Matching for Chip Placementcited by 0
- 2026Graph Computation Meets Circuit Algebra: A Task-Aligned Analysis of Graph Neural Networks for Electronic Design Automationcited by 0
- 2026PhysEDA: Physics-Aware Learning Framework for Efficient EDA With Manhattan Distance Decaycited by 0
- 2026Physics-Guided Geometric Diffusion for Macro Placement Generationcited by 0
- 2026StepPRM-RTL: Stepwise Process-Reward Guided LLM Fine-Tuning for Enhanced RTL Synthesiscited by 0
- 2026Agentic Electronic Design Automation: A Handoff Perspectivecited by 0
- 2026PPAPlace: Differentiable Cross-Stage Objectives for Chip Placement Optimizationcited by 0
- 2026PlaceReasoner-Beta: Reasoning-Driven Macro Placement and Benchmarkingcited by 0
- 2026CARVE: Breaking Data Barriers in Chip Placement by Harnessing Reusable Expertisecited by 0
- 2026CARVE: Breaking Data Barriers in Chip Placement by Harnessing Reusable Expertise27 Sep 2026
- 2026PlaceReasoner-Beta: Reasoning-Driven Macro Placement and Benchmarking18 Sep 2026
- 2026PPAPlace: Differentiable Cross-Stage Objectives for Chip Placement Optimization13 Aug 2026
- 2026Agentic Electronic Design Automation: A Handoff Perspective18 Jun 2026
- 2026StepPRM-RTL: Stepwise Process-Reward Guided LLM Fine-Tuning for Enhanced RTL Synthesis2 Jun 2026
- 2026Physics-Guided Geometric Diffusion for Macro Placement Generation15 May 2026
- 2026PhysEDA: Physics-Aware Learning Framework for Efficient EDA With Manhattan Distance Decay11 May 2026
- 2026Graph Computation Meets Circuit Algebra: A Task-Aligned Analysis of Graph Neural Networks for Electronic Design Automation8 May 2026
- 2026FlowPlace: Flow Matching for Chip Placement26 Apr 2026
- 2026See it to Place it: Evolving Macro Placements with Vision-Language Models30 Mar 2026
- 2026CODMAS: A Dialectic Multi-Agent Collaborative Framework for Structured RTL Optimization17 Mar 2026
- 2026TDPNavigator-Placer: Thermal- and Wirelength-Aware Chiplet Placement in 2.5D Systems Through Multi-Agent Reinforcement Learning30 Jan 2026
30 more
- 2026RulePlanner: All-in-One Reinforcement Learner for Unifying Design Rules in 3D Floorplanning30 Jan 2026
- 2025Re2MaP: Macro Placement by Recursively Prototyping and Packing Tree-based Relocating11 Nov 2025
- 2025BBOPlace-Bench: Benchmarking Black-Box Optimization for Chip Placement27 Oct 2025
- 2025Advancing Routing-Awareness in Analog ICs Floorplanning17 Oct 2025
- 2025Evolution of Optimization Algorithms for Global Placement via Large Language Models18 Apr 2025
- 2025SAGE: Steering Dialog Generation with Future-Aware State-Action Augmentation4 Mar 2025
- 2025GNN-DT: Graph Neural Network Enhanced Decision Transformer for Efficient Optimization in Dynamic Environments3 Feb 2025
- 2025TransPlace: Transferable Circuit Global Placement via Graph Neural Network10 Jan 2025
- 2024AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models17 Dec 2024
- 2024Reinforcement Learning Policy as Macro Regulator Rather than Macro Placer10 Dec 2024
- 2024Effective Analog ICs Floorplanning with Relational Graph Neural Networks and Reinforcement Learning20 Nov 2024
- 2024That Chip Has Sailed: A Critique of Unfounded Skepticism Around AI for Chip Design15 Nov 2024
- 2024P-MOSS: Scheduling Main-Memory Indexes Over NUMA Servers Using Next Token Prediction5 Nov 2024
- 2024Decision Transformer for Enhancing Neural Local Search on the Job Shop Scheduling Problem4 Sep 2024
- 2024INSIGHT: Universal Neural Simulator for Analog Circuits Harnessing Autoregressive Transformers10 Jul 2024
- 2024Benchmarking End-To-End Performance of AI-Based Chip Placement Algorithms3 Jul 2024
- 2024Addressing Large Action Spaces in 3D Floorplanning via Spatial Generalization15 Jun 2024
- 2024LLM-Enhanced Bayesian Optimization for Efficient Analog Layout Constraint Generation7 Jun 2024
- 2024RoutePlacer: An End-to-End Routability-Aware Placer with Graph Neural Network4 Jun 2024
- 2024AnalogCoder: Analog Circuit Design via Training-Free Code Generation23 May 2024
- 2024DIDI: Diffusion-Guided Diversity for Offline Behavioral Generation23 May 2024
- 2024Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs10 May 2024
- 2024FloorSet -- a VLSI Floorplanning Dataset with Design Constraints of Real-World SoCs9 May 2024
- 2024FPGA Divide-and-Conquer Placement using Deep Reinforcement Learning11 Apr 2024
- 2024PreRoutGNN for Timing Prediction with Order Preserving Partition: Global Circuit Pre-training, Local Delay Learning and Attentional Cell Modeling27 Feb 2024
- 2024Hardware Phi-1.5B: A Large Language Model Encodes Hardware Domain Specific Knowledge27 Jan 2024
- 2024Retrieval-Guided Reinforcement Learning for Boolean Circuit Minimization22 Jan 2024
- 2023Offline Imitation Learning with Variational Counterfactual Reasoning7 Oct 2023
- 2023A Circuit Domain Generalization Framework for Efficient Logic Synthesis in Chip Design22 Aug 2023
- 2023Macro Placement by Wire-Mask-Guided Black-Box Optimization29 Jun 2023
- 2023Offline Imitation Learning with Variational Counterfactual Reasoningcited by 7
- 2024Decision Transformer for Enhancing Neural Local Search on the Job Shop Scheduling Problemcited by 1
- 2025GNN-DT: Graph Neural Network Enhanced Decision Transformer for Efficient Optimization in Dynamic Environmentscited by 0
- 2025GNN-DT: Graph Neural Network Enhanced Decision Transformer for Efficient Optimization in Dynamic Environments3 Feb 2025
- 2024Decision Transformer for Enhancing Neural Local Search on the Job Shop Scheduling Problem4 Sep 2024
- 2023Offline Imitation Learning with Variational Counterfactual Reasoning7 Oct 2023
- 2026FlowPlace: Flow Matching for Chip Placementcited by 0
- 2026FlowPlace: Flow Matching for Chip Placement26 Apr 2026
- 2024AnalogCoder: Analog Circuit Design via Training-Free Code Generationcited by 82
- 2023Macro Placement by Wire-Mask-Guided Black-Box Optimizationcited by 23
- 2024AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Modelscited by 17
- 2024Benchmarking End-To-End Performance of AI-Based Chip Placement Algorithmscited by 12
- 2024LLM-Enhanced Bayesian Optimization for Efficient Analog Layout Constraint Generationcited by 11
- 2024Retrieval-Guided Reinforcement Learning for Boolean Circuit Minimizationcited by 10
- 2024Hardware Phi-1.5B: A Large Language Model Encodes Hardware Domain Specific Knowledgecited by 10
- 2024Reinforcement Learning Policy as Macro Regulator Rather than Macro Placercited by 10
- 2024Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designscited by 9
- 2024INSIGHT: Universal Neural Simulator for Analog Circuits Harnessing Autoregressive Transformerscited by 8
- 2023A Circuit Domain Generalization Framework for Efficient Logic Synthesis in Chip Designcited by 6
- 2025Evolution of Optimization Algorithms for Global Placement via Large Language Modelscited by 6
12 most cited of 35 All 35 (JSON)
- 2026CARVE: Breaking Data Barriers in Chip Placement by Harnessing Reusable Expertise27 Sep 2026
- 2026PlaceReasoner-Beta: Reasoning-Driven Macro Placement and Benchmarking18 Sep 2026
- 2026PPAPlace: Differentiable Cross-Stage Objectives for Chip Placement Optimization13 Aug 2026
- 2026Physics-Guided Geometric Diffusion for Macro Placement Generation15 May 2026
- 2026PhysEDA: Physics-Aware Learning Framework for Efficient EDA With Manhattan Distance Decay11 May 2026
- 2026Graph Computation Meets Circuit Algebra: A Task-Aligned Analysis of Graph Neural Networks for Electronic Design Automation8 May 2026
- 2026See it to Place it: Evolving Macro Placements with Vision-Language Models30 Mar 2026
- 2026TDPNavigator-Placer: Thermal- and Wirelength-Aware Chiplet Placement in 2.5D Systems Through Multi-Agent Reinforcement Learning30 Jan 2026
- 2026RulePlanner: All-in-One Reinforcement Learner for Unifying Design Rules in 3D Floorplanning30 Jan 2026
- 2025Re2MaP: Macro Placement by Recursively Prototyping and Packing Tree-based Relocating11 Nov 2025
- 2025BBOPlace-Bench: Benchmarking Black-Box Optimization for Chip Placement27 Oct 2025
- 2025Advancing Routing-Awareness in Analog ICs Floorplanning17 Oct 2025
12 newest of 35 All 35 (JSON)
Similar, not cited
Close in wording, no citation either way
- 2024Chip Placement with Diffusion Models
- 2026How Can Reinforcement Learning Achieve Expert-level Placement?
- 2026Trinity: One Differentiable Physics for Training, Refining and Scoring Generative Floorplanners
- 2026GPlaceRL: An Open-Source Graph Reinforcement Learning Framework for Detailed Placement
- 2023INVICTUS: Optimizing Boolean Logic Circuit Synthesis via Synergistic Learning and Search
- 2026Retrieve, Schedule, Reflect: LLM Agents for Chip QoR Optimization
- 2024ChipAlign: Instruction Alignment in Large Language Models for Chip Design via Geodesic Interpolation
- 2025CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design