FINN: A Framework for Fast, Scalable Binarized Neural Network Inference
Not on the map. Why?
Abstract (arXiv)
Research has shown that convolutional neural networks contain significant redundancy, and high classification accuracy can be obtained even when weights and activations are reduced from floating point to binary values. In this paper, we present FINN, a framework for building fast and flexible FPGA accelerators using a flexible heterogeneous streaming architecture. By utilizing a novel set of optimizations that enable efficient mapping of binarized neural networks to hardware, we implement fully connected, convolutional and pooling layers, with per-layer compute resources being tailored to user-provided throughput requirements. On a ZC706 embedded FPGA platform drawing less than 25 W total system power, we demonstrate up to 12.3 million image classifications per second with 0.31 μs latency on the MNIST dataset with 95.8% accuracy, and 21906 image classifications per second with 283 μs latency on the CIFAR-10 and SVHN datasets with respectively 80.1% and 94.9% accuracy. To the best of our knowledge, ours are the fastest classification rates reported to date on these benchmarks.
Key facts. Cited by 141 papers in the map (data through 7 Oct 2026). First posted on arXiv 1 Dec 2016.
Builds on
No reference list yet.
Built on by
Citing papers per year: 2021: 27; 2022: 16; 2023: 30; 2024: 21; 2025: 21; 2026: 26.
141 papers.
Sort:
By area:
- 2021Pruning and Quantization for Deep Neural Network Acceleration: A Surveycited by 259
- 2022Deep Differentiable Logic Gate Networkscited by 67
- 2021hls4ml: An Open-Source Codesign Workflow to Empower Scientific Low-Power Machine Learning Devicescited by 61
- 2021Fast convolutional neural networks on FPGAs with hls4mlcited by 42
- 2024Convolutional Differentiable Logic Gate Networkscited by 37
- 2021Applications and Techniques for Fast Machine Learning in Sciencecited by 32
- 2022Enable Deep Learning on Mobile Devices: Methods, Systems, and Applicationscited by 32
- 2021Ps and Qs: Quantization-aware pruning for efficient low latency neural network inferencecited by 31
- 2023PolyLUT: Learning Piecewise Polynomials for Ultra-Low Latency FPGA LUT-based Inferencecited by 30
- 2023Understanding the Potential of FPGA-Based Spatial Acceleration for Large Language Model Inferencecited by 29
- 2023A Systematic Literature Review on Hardware Reliability Assessment Methods for Deep Neural Networkscited by 23
- 2023A Survey on Deep Learning Hardware Accelerators for Heterogeneous HPC Platformscited by 21
38 more
- 2024NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functionscited by 21
- 2021HardCoRe-NAS: Hard Constrained diffeRentiable Neural Architecture Searchcited by 20
- 2021Charged particle tracking via edge-classifying interaction networkscited by 19
- 2021Information Theoretic Representation Distillationcited by 19
- 2021"BNN - BN = ?": Training Binary Neural Networks without Batch Normalizationcited by 17
- 2021ROBIN: A Robust Optical Binary Neural Network Acceleratorcited by 15
- 2025TreeLUT: An Efficient Alternative to Deep Neural Networks for Inference Acceleration Using Gradient Boosted Decision Treescited by 15
- 2025NeuraLUT-Assemble: Hardware-aware Assembling of Sub-Neural Networks for Efficient LUT Inferencecited by 14
- 2025KANEL'E: Kolmogorov-Arnold Networks for Efficient LUT-based Evaluationcited by 13
- 2021SECDA: Efficient Hardware/Software Co-Design of FPGA-based DNN Accelerators for Edge Inferencecited by 12
- 2022Graph Neural Networks in Particle Physics: Implementations, Innovations, and Challengescited by 12
- 2024PolyLUT-Add: FPGA-based LUT Inference with Wide Inputscited by 12
- 2021Enabling Binary Neural Network Training on the Edgecited by 11
- 2022CFU Playground: Full-Stack Open-Source Framework for Tiny Machine Learning (tinyML) Acceleration on FPGAscited by 11
- 2022A Brain-Inspired Low-Dimensional Computing Classifier for Inference on Tiny Devicescited by 11
- 2023DeepAxe: A Framework for Exploration of Approximation and Reliability Trade-offs in DNN Acceleratorscited by 11
- 2023A2Q: Accumulator-Aware Quantization with Guaranteed Overflow Avoidancecited by 11
- 2024Learning Interpretable Differentiable Logic Networkscited by 10
- 2022QONNX: Representing Arbitrary-Precision Quantized Neural Networkscited by 9
- 2022Open-source FPGA-ML codesign for the MLPerf Tiny Benchmarkcited by 9
- 2024Exploration of Activation Fault Reliability in Quantized Systolic Array-Based DNN Acceleratorscited by 9
- 2024HGQ: High Granularity Quantization for Real-time Neural Networks on FPGAscited by 9
- 2025PolyLUT: Ultra-low Latency Polynomial Inference with Hardware-Aware Structured Pruningcited by 8
- 2025hls4ml: A Flexible, Open-Source Platform for Deep Learning Acceleration on Reconfigurable Hardwarecited by 8
- 2021BinaryCoP: Binary Neural Network-based COVID-19 Face-Mask Wear and Positioning Predictor on Edge Devicescited by 7
- 2023FPGA Resource-aware Structured Pruning for Real-Time Neural Networkscited by 7
- 2023HARFLOW3D: A Latency-Oriented 3D-CNN Accelerator Toolflow for HAR on FPGA Devicescited by 5
- 2023An Encoding Framework for Binarized Images using HyperDimensional Computingcited by 5
- 2024PIM-Opt: Demystifying Distributed Optimization Algorithms on a Real-World Processing-In-Memory Systemcited by 5
- 2021unzipFPGA: Enhancing FPGA-based CNN Engines with On-the-Fly Weights Generationcited by 4
- 2023Reaching the Edge of the Edge: Image Analysis in Spacecited by 4
- 2023Resilience of Deep Learning applications: a systematic literature review of analysis and hardening techniquescited by 4
- 2025MetaML-Pro: Cross-Stage Design Flow Automation for Efficient Deep Learning Accelerationcited by 4
- 2025A Cost-Effective Near-Storage Processing Solution for Offline Inference of Long-Context LLMscited by 4
- 20213U-EdgeAI: Ultra-Low Memory Training, Ultra-Low BitwidthQuantization, and Ultra-Low Latency Accelerationcited by 3
- 2021Logic Shrinkage: Learned FPGA Netlist Sparsity for Efficient Neural Network Inferencecited by 3
- 2023Quantized Neural Networks for Low-Precision Accumulation with Guaranteed Overflow Avoidancecited by 3
- 2023Moby: Empowering 2D Models for Efficient Point Cloud Analytics on the Edgecited by 3
50 most cited of 141 All 141 (JSON)
- 2026NPU Accelerator: Quantized Real-Time Vehicle Detection on PYNQ-Z1 Using FINN21 Sep 2026
- 2026RISC-V and machine learning: a survey17 Sep 2026
- 2026FairCompressAgent: An Agentic Framework for Fairness-Aware Model Compression for FPGA Deployment15 Sep 2026
- 2026DiffLUT-Net: Differentiable Training of FPGA LUT Networks with Learnable Connectivity8 Sep 2026
- 2026Hardware-Aware Deployment of Joint SAR Compression and Despeckling on FPGA11 Aug 2026
- 2026CascadeLUT: Information-Ordered Streaming Inference for Bandwidth-Constrained FPGAs1 Aug 2026
- 2026FPGN: Redefining Ultra-Fast Programmable Gate-based Neural Acceleration with Differentiable LUTs9 Jul 2026
- 2026DBNN: Neural Spike Classification Using a Deep Binarized Neural Network6 Jul 2026
- 2026Model Predictive Current Control with Harmonic Correction for Single-Phase AC-DC EV Charging29 Jun 2026
- 2026An Embedded Real-Time License Plate Recognition System for Complex Traffic Scenes26 Jun 2026
- 2026Reconfigurable Computing Challenge: Real-Time Graph Neural Networks for Online Event Selection in Big Science11 May 2026
- 2026ViM-Q: Scalable Algorithm-Hardware Co-Design for Vision Mamba Model Inference on FPGA3 May 2026
38 more
- 2026Efficient Logic Gate Networks for Video Copy Detection23 Apr 2026
- 2026Silicon Aware Neural Networks21 Apr 2026
- 2026Design Rules for Extreme-Edge Scientific Computing on AI Engines21 Apr 2026
- 2026PQuantML: A Tool for End-to-End Hardware-aware Model Compression27 Mar 2026
- 2026A reconfigurable smart camera implementation for jet flames characterization based on an optimized segmentation model19 Mar 2026
- 2026Evaluating Four FPGA-accelerated Space Use Cases based on Neural Network Algorithms for On-board Inference14 Mar 2026
- 2026BiKA: Kolmogorov-Arnold-Network-inspired Ultra Lightweight Neural Network Hardware Accelerator26 Feb 2026
- 2026Bitwise Systolic Array Architecture for Runtime-Reconfigurable Multi-precision Quantized Multiplication on Hardware Accelerators26 Feb 2026
- 2026GRAU: Generic Reconfigurable Activation Unit Design for Neural Network Hardware Accelerators25 Feb 2026
- 2026Data-Rate-Aware High-Speed CNN Inference on FPGAs18 Feb 2026
- 2026Eventizing Traditionally Opaque Binary Neural Networks as 1-safe Petri net Models13 Feb 2026
- 2026Learning Compact Boolean Networks5 Feb 2026
- 2026Continuous-Flow Data-Rate-Aware CNN Inference on FPGA16 Jan 2026
- 2026PiC-BNN: A 128-kbit 65 nm Processing-in-CAM-Based End-to-End Binary Neural Network Accelerator8 Jan 2026
- 2025KANEL'E: Kolmogorov-Arnold Networks for Efficient LUT-based Evaluation14 Dec 2025
- 2025SparsePixels: Efficient Convolution for Sparse Data on FPGAs5 Dec 2025
- 2025hls4ml: A Flexible, Open-Source Platform for Deep Learning Acceleration on Reconfigurable Hardware1 Dec 2025
- 2025LL-ViT: Edge Deployable Vision Transformers with Look Up Table Neurons2 Nov 2025
- 2025Attack on a PUF-based Secure Binary Neural Network28 Oct 2025
- 2025Binary Weight Multi-Bit Activation Quantization for Compute-in-Memory CNN Accelerators29 Aug 2025
- 2025Optimizing Neural Networks with Learnable Non-Linear Activation Functions via Lookup-Based FPGA Acceleration23 Aug 2025
- 2025eMamba: Efficient Acceleration Framework for Mamba Models in Edge Computing14 Aug 2025
- 2025Hardware-Aware Feature Extraction Quantisation for Real-Time Visual Odometry on FPGA Platforms10 Jul 2025
- 2025Red grape detection with accelerated artificial neural networks in the FPGA's programmable logic3 Jul 2025
- 2025FPGA-Enabled Machine Learning Applications in Earth Observation: A Systematic Review4 Jun 2025
- 2025Learning Interpretable Differentiable Logic Networks for Tabular Regression29 May 2025
- 2025Compact and Efficient Neural Networks for Image Recognition Based on Learned 2D Separable Transform10 May 2025
- 2025Dynamic Tsetlin Machine Accelerators for On-Chip Training at the Edge using FPGAs28 Apr 2025
- 2025NeuraLUT-Assemble: Hardware-aware Assembling of Sub-Neural Networks for Efficient LUT Inference1 Apr 2025
- 2025Real-Time Multi-Object Tracking using YOLOv8 and SORT on a SoC FPGA17 Mar 2025
- 2025A Cost-Effective Near-Storage Processing Solution for Offline Inference of Long-Context LLMs14 Feb 2025
- 2025nanoML for Human Activity Recognition13 Feb 2025
- 2025MetaML-Pro: Cross-Stage Design Flow Automation for Efficient Deep Learning Acceleration9 Feb 2025
- 2025PolyLUT: Ultra-low Latency Polynomial Inference with Hardware-Aware Structured Pruning14 Jan 2025
- 2025TreeLUT: An Efficient Alternative to Deep Neural Networks for Inference Acceleration Using Gradient Boosted Decision Trees2 Jan 2025
- 2024Convolutional Differentiable Logic Gate Networks7 Nov 2024
- 2024LUTMUL: Exceed Conventional FPGA Roofline Limit by LUT-based Efficient Multiplication for Neural Network Inference1 Nov 2024
- 2024Towards Narrowing the Generalization Gap in Deep Boolean Networks6 Sep 2024
50 newest of 141 All 141 (JSON)
- 2025TreeLUT: An Efficient Alternative to Deep Neural Networks for Inference Acceleration Using Gradient Boosted Decision Treescited by 15
- 2025A Cost-Effective Near-Storage Processing Solution for Offline Inference of Long-Context LLMscited by 4
- 2023A Dataflow Compiler for Efficient LLM Inference using Custom Microscaling Formatscited by 2
- 2025A Cost-Effective Near-Storage Processing Solution for Offline Inference of Long-Context LLMs14 Feb 2025
- 2025TreeLUT: An Efficient Alternative to Deep Neural Networks for Inference Acceleration Using Gradient Boosted Decision Trees2 Jan 2025
- 2023A Dataflow Compiler for Efficient LLM Inference using Custom Microscaling Formats28 Jul 2023
- 2021Pruning and Quantization for Deep Neural Network Acceleration: A Surveycited by 259
- 2022Deep Differentiable Logic Gate Networkscited by 67
- 2021hls4ml: An Open-Source Codesign Workflow to Empower Scientific Low-Power Machine Learning Devicescited by 61
- 2021Fast convolutional neural networks on FPGAs with hls4mlcited by 42
- 2024Convolutional Differentiable Logic Gate Networkscited by 37
- 2021Applications and Techniques for Fast Machine Learning in Sciencecited by 32
- 2022Enable Deep Learning on Mobile Devices: Methods, Systems, and Applicationscited by 32
- 2021Ps and Qs: Quantization-aware pruning for efficient low latency neural network inferencecited by 31
- 2023PolyLUT: Learning Piecewise Polynomials for Ultra-Low Latency FPGA LUT-based Inferencecited by 30
- 2023Understanding the Potential of FPGA-Based Spatial Acceleration for Large Language Model Inferencecited by 29
- 2023A Systematic Literature Review on Hardware Reliability Assessment Methods for Deep Neural Networkscited by 23
- 2023A Survey on Deep Learning Hardware Accelerators for Heterogeneous HPC Platformscited by 21
12 most cited of 135 All 135 (JSON)
- 2026NPU Accelerator: Quantized Real-Time Vehicle Detection on PYNQ-Z1 Using FINN21 Sep 2026
- 2026RISC-V and machine learning: a survey17 Sep 2026
- 2026DiffLUT-Net: Differentiable Training of FPGA LUT Networks with Learnable Connectivity8 Sep 2026
- 2026Hardware-Aware Deployment of Joint SAR Compression and Despeckling on FPGA11 Aug 2026
- 2026CascadeLUT: Information-Ordered Streaming Inference for Bandwidth-Constrained FPGAs1 Aug 2026
- 2026FPGN: Redefining Ultra-Fast Programmable Gate-based Neural Acceleration with Differentiable LUTs9 Jul 2026
- 2026DBNN: Neural Spike Classification Using a Deep Binarized Neural Network6 Jul 2026
- 2026Model Predictive Current Control with Harmonic Correction for Single-Phase AC-DC EV Charging29 Jun 2026
- 2026An Embedded Real-Time License Plate Recognition System for Complex Traffic Scenes26 Jun 2026
- 2026Reconfigurable Computing Challenge: Real-Time Graph Neural Networks for Online Event Selection in Big Science11 May 2026
- 2026Efficient Logic Gate Networks for Video Copy Detection23 Apr 2026
- 2026Silicon Aware Neural Networks21 Apr 2026
12 newest of 135 All 135 (JSON)