QiMeng: Fully Automated Hardware and Software Design for Processor Chip
Not on the map. Why?
Abstract (arXiv)
Processor chip design technology serves as a key frontier driving breakthroughs in computer science and related fields. With the rapid advancement of information technology, conventional design paradigms face three major challenges: the physical constraints of fabrication technologies, the escalating demands for design resources, and the increasing diversity of ecosystems. Automated processor chip design has emerged as a transformative solution to address these challenges. While recent breakthroughs in Artificial Intelligence (AI), particularly Large Language Models (LLMs) techniques, have opened new possibilities for fully automated processor chip design, substantial challenges remain in establishing domain-specific LLMs for processor chip design. In this paper, we propose QiMeng, a novel system for fully automated hardware and software design of processor chips. QiMeng comprises three hierarchical layers. In the bottom-layer, we construct a domain-specific Large Processor Chip Model (LPCM) that introduces novel designs in architecture, training, and inference, to address key challenges such as knowledge representation gap, data scarcity, correctness assurance, and enormous solution space. In the middle-layer, leveraging the LPCM's knowledge representation and inference capabilities, we develop the Hardware Design Agent and the Software Design Agent to automate the design of hardware and software for processor chips. Currently, several components of QiMeng have been completed and successfully applied in various top-layer applications, demonstrating significant advantages and providing a feasible solution for efficient, fully automated hardware/software design of processor chips. Future research will focus on integrating all components and performing iterative top-down and bottom-up design processes to establish a comprehensive QiMeng system.
Key facts. No citing papers in the map yet (data through 14 Oct 2026). Builds on 58 of its 133 references that are in the map. First posted on arXiv 5 Jun 2025.
Builds on
58 of 133 references.
References · 58
- 2018BERT: Pre-training of Deep Bidirectional Transformers for Language Understandingcited by 40,399
- 2020An Image is Worth 16x16 Words: Transformers for Image Recognition at Scalecited by 30,186
- 2023Llama 2: Open Foundation and Fine-Tuned Chat Modelscited by 13,028
- 2025DeepSeek-R1: Incentivizing Reasoning Capability in LLMs via Reinforcement Learningcited by 6,330
- 2016XGBoost: A Scalable Tree Boosting Systemcited by 5,166
- 2014Neural Machine Translation by Jointly Learning to Align and Translatecited by 4,548
- 2022FlashAttention: Fast and Memory-Efficient Exact Attention with IO-Awarenesscited by 3,673
- 2023Qwen Technical Reportcited by 3,344
- 2023Tree of Thoughts: Deliberate Problem Solving with Large Language Modelscited by 3,211
- 2025DAPO: An Open-Source LLM Reinforcement Learning System at Scalecited by 2,810
- 2023FlashAttention-2: Faster Attention with Better Parallelism and Work Partitioningcited by 2,598
- 2023A Survey on Large Language Model based Autonomous Agentscited by 2,242
38 more
- 2023Code Llama: Open Foundation Models for Codecited by 2,139
- 2022Competition-Level Code Generation with AlphaCodecited by 1,462
- 2024Qwen2.5-Coder Technical Reportcited by 1,203
- 2024DeepSeek-Coder: When the Large Language Model Meets Programming -- The Rise of Code Intelligencecited by 1,181
- 2023StarCoder: may the source be with you!cited by 799
- 2021CodeXGLUE: A Machine Learning Benchmark Dataset for Code Understanding and Generationcited by 744
- 2024FlashAttention-3: Fast and Accurate Attention with Asynchrony and Low-precisioncited by 519
- 2024StarCoder 2 and The Stack v2: The Next Generationcited by 502
- 2020GPT-GNN: Generative Pre-Training of Graph Neural Networkscited by 303
- 2023The Impact of AI on Developer Productivity: Evidence from GitHub Copilotcited by 274
- 2020Unsupervised Translation of Programming Languagescited by 263
- 2023VerilogEval: Evaluating Large Language Models for Verilog Code Generationcited by 252
- 2020Ansor: Generating High-Performance Tensor Programs for Deep Learningcited by 201
- 2023VeriGen: A Large Language Model for Verilog Code Generationcited by 200
- 2024Flex Attention: A Programming Model for Generating Optimized Attention Kernelscited by 185
- 2023ChipNeMo: Domain-Adapted LLMs for Chip Designcited by 174
- 2018Learning to Optimize Tensor Programscited by 140
- 2023Chip-Chat: Challenges and Opportunities in Conversational Hardware Designcited by 140
- 2023ChatEDA: A Large Language Model Powered Autonomous Agent for EDAcited by 122
- 2023ChipGPT: How far are we from natural language hardware designcited by 105
- 2023RTLFixer: Automatically Fixing RTL Syntax Errors with Large Language Modelscited by 100
- 2024BetterV: Controlled Verilog Generation with Discriminative Guidancecited by 100
- 202314 Examples of How LLMs Can Transform Materials Science and Chemistry: A Reflection on a Large Language Model Hackathoncited by 86
- 2020Chip Placement with Deep Reinforcement Learningcited by 83
- 2023Autoregressive Diffusion Model for Graph Generationcited by 83
- 2023AutoChip: Automating HDL Generation Using LLM Feedbackcited by 83
- 2024Scientific Large Language Models: A Survey on Biological & Chemical Domainscited by 80
- 2023RTLCoder: Outperforming GPT-3.5 in Design RTL Generation with Our Open-Source Dataset and Lightweight Solutioncited by 71
- 2020DAVE: Deriving Automatically Verilog from Englishcited by 48
- 2019DRiLLS: Deep Reinforcement Learning for Logic Synthesiscited by 47
- 2024CraftRTL: High-quality Synthetic Data Generation for Verilog Code Models with Correct-by-Construction Non-Textual Representations and Targeted Code Repaircited by 42
- 2025QiMeng-CodeV-R1: Reasoning-Enhanced Verilog Generationcited by 35
- 2022PrefixRL: Optimization of Parallel Prefix Circuits using Deep Reinforcement Learningcited by 18
- 2019Pyramid: Machine Learning Framework to Estimate the Optimal Timing and Resource Usage of a High-Level Synthesis Designcited by 17
- 2021Learning C to x86 Translation: An Experiment in Neural Compilationcited by 12
- 2019Machine Learning Based Routing Congestion Prediction in FPGA High-Level Synthesiscited by 8
- 2020Logic Synthesis Meets Machine Learning: Trading Exactness for Generalizationcited by 8
- 2020Circuit Routing Using Monte Carlo Tree Search and Deep Neural Networkscited by 6
50 most cited of 58 All 58 (JSON)
Built on by
Not cited yet.