BRIDGES: Bridging Graph Modality and Large Language Models within EDA Tasks
Not on the map. Why?
Abstract (arXiv)
While many EDA tasks already involve graph-based data, existing LLMs in EDA primarily either represent graphs as sequential text, or simply ignore graph-structured data that might be beneficial like dataflow graphs of RTL code. Recent studies have found that LLM performance suffers when graphs are represented as sequential text, and using additional graph information significantly boosts performance. To address these challenges, we introduce BRIDGES, a framework designed to incorporate graph modality into LLMs for EDA tasks. BRIDGES integrates an automated data generation workflow, a solution that combines graph modality with LLM, and a comprehensive evaluation suite. First, we establish an LLM-driven workflow to generate RTL and netlist-level data, converting them into dataflow and netlist graphs with function descriptions. This workflow yields a large-scale dataset comprising over 500,000 graph instances and more than 1.5 billion tokens. Second, we propose a lightweight cross-modal projector that encodes graph representations into text-compatible prompts, enabling LLMs to effectively utilize graph data without architectural modifications. Experimental results demonstrate 2x to 10x improvements across multiple tasks compared to text-only baselines, including accuracy in design retrieval, type prediction and perplexity in function description, with negligible computational overhead (<1% model weights increase and <30% additional runtime overhead). Even without additional LLM finetuning, our results outperform text-only by a large margin. We plan to release BRIDGES, including the dataset, models, and training flow.
Key facts. Cited by 1 paper in the map (data through 14 Oct 2026). Builds on 30 of its 38 references that are in the map. First posted on arXiv 7 Apr 2025.
Builds on
30 of 38 references.
References · 30
- 2018BERT: Pre-training of Deep Bidirectional Transformers for Language Understandingcited by 40,399
- 2020Language Models are Few-Shot Learnerscited by 32,419
- 2024The Llama 3 Herd of Modelscited by 14,715
- 2021LoRA: Low-Rank Adaptation of Large Language Modelscited by 14,380
- 2022Chain-of-Thought Prompting Elicits Reasoning in Large Language Modelscited by 12,459
- 2023BLIP-2: Bootstrapping Language-Image Pre-training with Frozen Image Encoders and Large Language Modelscited by 6,137
- 2023Lost in the Middle: How Language Models Use Long Contextscited by 3,455
- 2023Sparks of Artificial General Intelligence: Early experiments with GPT-4cited by 2,592
- 2020GraphCodeBERT: Pre-training Code Representations with Data Flowcited by 609
- 2023Can Language Models Solve Graph Problems in Natural Language?cited by 252
- 2023VerilogEval: Evaluating Large Language Models for Verilog Code Generationcited by 252
- 2023GraphGPT: Graph Instruction Tuning for Large Language Modelscited by 226
18 more
- 2023Chip-Chat: Challenges and Opportunities in Conversational Hardware Designcited by 140
- 2023MolCA: Molecular Graph-Language Modeling with Cross-Modal Projector and Uni-Modal Adaptercited by 128
- 2023ChatEDA: A Large Language Model Powered Autonomous Agent for EDAcited by 122
- 2023GraphLLM: Boosting Graph Reasoning Ability of Large Language Modelcited by 107
- 2023ChipGPT: How far are we from natural language hardware designcited by 105
- 2024BetterV: Controlled Verilog Generation with Discriminative Guidancecited by 100
- 2023InstructMol: Multi-Modal Integration for Building a Versatile and Reliable Molecular Assistant in Drug Discoverycited by 86
- 2023AutoChip: Automating HDL Generation Using LLM Feedbackcited by 83
- 2024MINT-1T: Scaling Open-Source Multimodal Data by 10x: A Multimodal Dataset with One Trillion Tokenscited by 50
- 2024MG-Verilog: Multi-grained Dataset Towards Enhanced LLM-assisted Verilog Generationcited by 46
- 2024ADO-LLM: Analog Design Bayesian Optimization with In-Context Learning of Large Language Modelscited by 44
- 2024Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation frameworkcited by 36
- 2024RTLRewriter: Methodologies for Large Models aided RTL Code Optimizationcited by 31
- 2024Customized Retrieval Augmented Generation and Benchmarking for EDA Tool Documentation QAcited by 28
- 2024MEIC: Re-thinking RTL Debug Automation using LLMscited by 25
- 2024HLSPilot: LLM-based High-Level Synthesiscited by 25
- 2022Rethinking Graph Neural Networks for the Graph Coloring Problemcited by 13
- 2024Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generationcited by 11
Built on by
Citing papers per year: 2026: 1.
1 paper.