ChIRAAG: ChatGPT Informed Rapid and Automated Assertion Generation
Not on the map. Why?
Abstract (arXiv)
System Verilog Assertion (SVA) formulation -- a critical yet complex task is a prerequisite in the Assertion Based Verification (ABV) process. Traditionally, SVA formulation involves expert-driven interpretation of specifications, which is time-consuming and prone to human error. Recently, LLM-informed automatic assertion generation is gaining interest. We designed a novel framework called ChIRAAG, based on OpenAI GPT4, to generate SVA from natural language specifications of a design. ChIRAAG constitutes the systematic breakdown of design specifications into a standardized format, further generating assertions from formatted specifications using LLM. Furthermore, we used few test cases to validate the LLM-generated assertions. Automatic feedback of log messages from the simulation tool to the LLM ensures that the framework can generate correct SVAs. In our experiments, only 27% of LLM-generated raw assertions had errors, which was rectified in few iterations based on the simulation log. Our results on OpenTitan designs show that LLMs can streamline and assist engineers in the assertion generation process, reshaping verification workflows.
Key facts. Cited by 16 papers in the map (data through 14 Oct 2026). Builds on 22 of its 41 references that are in the map. First posted on arXiv 31 Jan 2024.
Builds on
22 of 41 references.
References · 22
- 2023GPT-4 Technical Reportcited by 18,396
- 2023Llama 2: Open Foundation and Fine-Tuned Chat Modelscited by 13,028
- 2021Evaluating Large Language Models Trained on Codecited by 8,320
- 2023A Survey of Large Language Modelscited by 2,576
- 2023Code Llama: Open Foundation Models for Codecited by 2,139
- 2022Competition-Level Code Generation with AlphaCodecited by 1,462
- 2023BloombergGPT: A Large Language Model for Financecited by 939
- 2023StarCoder: may the source be with you!cited by 799
- 2023Survey on Factuality in Large Language Models: Knowledge, Retrieval and Domain-Specificitycited by 206
- 2023ChipGPT: How far are we from natural language hardware designcited by 105
- 2022Large Language Models are Zero-Shot Fuzzers: Fuzzing Deep-Learning Libraries via Large Language Modelscited by 103
- 2023XuanYuan 2.0: A Large Chinese Financial Chat Model with Hundreds of Billions Parameterscited by 92
10 more
- 202314 Examples of How LLMs Can Transform Materials Science and Chemistry: A Reflection on a Large Language Model Hackathoncited by 86
- 2023Impact of Code Language Models on Automated Program Repaircited by 85
- 2022Less Training, More Repairing Please: Revisiting Automated Program Repair via Zero-shot Learningcited by 76
- 2023Large Language Models are Edge-Case Fuzzers: Testing Deep Learning Libraries via FuzzGPTcited by 36
- 2023LLM-Prop: Predicting Physical And Electronic Properties Of Crystalline Solids From Their Text Descriptionscited by 29
- 2023How Useful are Educational Questions Generated by Large Language Models?cited by 23
- 2023Using LLMs to Facilitate Formal Verification of RTLcited by 18
- 2023Balancing Specialized and General Skills in LLMs: The Impact of Modern Tuning and Data Strategycited by 18
- 2023FoodGPT: A Large Language Model in Food Testing Domain with Incremental Pre-training and Knowledge Graph Promptcited by 14
- 2023Performance of ChatGPT on USMLE: Unlocking the Potential of Large Language Models for AI-Assisted Medical Educationcited by 10
Built on by
Citing papers per year: 2024: 3; 2025: 6; 2026: 7.
16 papers.
Sort:
By area:
- 2024LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trustcited by 20
- 2024AssertionBench: A Benchmark to Evaluate Large-Language Models for Assertion Generationcited by 16
- 2025AssertionForge: Enhancing Formal Verification Assertion Generation with Structured Representation of Specifications and RTLcited by 13
- 2024New Solutions on LLM Acceleration, Optimization, and Applicationcited by 7
- 2025Are LLMs Ready for Practical Adoption for Assertion Generation?cited by 6
- 2025Hybrid-NL2SVA: Integrating RAG and Finetuning for LLM-based NL2SVAcited by 6
- 2026ChatSVA: Bridging SVA Generation for Hardware Verification via Task-Specific LLMscited by 6
- 2026Can Agents Secure Hardware? Evaluating Agentic LLM-Driven Obfuscation for IP Protectioncited by 3
- 2026Knowledge Graphs, the Missing Link in Agentic AI-based Formal Verificationcited by 3
- 2025SANGAM: SystemVerilog Assertion Generation via Monte Carlo Tree Self-Refinecited by 2
- 2025SVAgent: AI Agent for Hardware Security Verification Assertioncited by 1
- 2026FVRuleLearner: Operator-Level Reasoning Tree (Op-Tree)-Based Rules Learning for Formal Verificationcited by 1
4 more
- 2026SpecAlign: A Semantic Alignment Framework for SystemVerilog Assertion Generationcited by 1
- 2025DUET: Agentic Design Understanding via Experimentation and Testingcited by 0
- 2026HierSVA: A Data Synthesis Pipeline, Dataset, and Benchmark for LLM-Driven Hierarchical Hardware Formal Verificationcited by 0
- 2026A Survey on LLM-Integrated Hardware Design Verificationcited by 0
- 2026A Survey on LLM-Integrated Hardware Design Verification6 Oct 2026
- 2026HierSVA: A Data Synthesis Pipeline, Dataset, and Benchmark for LLM-Driven Hierarchical Hardware Formal Verification9 Jun 2026
- 2026SpecAlign: A Semantic Alignment Framework for SystemVerilog Assertion Generation24 May 2026
- 2026Knowledge Graphs, the Missing Link in Agentic AI-based Formal Verification7 May 2026
- 2026Can Agents Secure Hardware? Evaluating Agentic LLM-Driven Obfuscation for IP Protection14 Apr 2026
- 2026ChatSVA: Bridging SVA Generation for Hardware Verification via Task-Specific LLMs3 Apr 2026
- 2026FVRuleLearner: Operator-Level Reasoning Tree (Op-Tree)-Based Rules Learning for Formal Verification6 Mar 2026
- 2025DUET: Agentic Design Understanding via Experimentation and Testing6 Dec 2025
- 2025SVAgent: AI Agent for Hardware Security Verification Assertion22 Jul 2025
- 2025Hybrid-NL2SVA: Integrating RAG and Finetuning for LLM-based NL2SVA12 Jun 2025
- 2025SANGAM: SystemVerilog Assertion Generation via Monte Carlo Tree Self-Refine11 Jun 2025
- 2025AssertionForge: Enhancing Formal Verification Assertion Generation with Structured Representation of Specifications and RTL24 Mar 2025
4 more
- 2025Are LLMs Ready for Practical Adoption for Assertion Generation?28 Feb 2025
- 2024AssertionBench: A Benchmark to Evaluate Large-Language Models for Assertion Generation26 Jun 2024
- 2024New Solutions on LLM Acceleration, Optimization, and Application16 Jun 2024
- 2024LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust11 May 2024
- 2026Can Agents Secure Hardware? Evaluating Agentic LLM-Driven Obfuscation for IP Protectioncited by 3
- 2026Knowledge Graphs, the Missing Link in Agentic AI-based Formal Verificationcited by 3
- 2025DUET: Agentic Design Understanding via Experimentation and Testingcited by 0
- 2026A Survey on LLM-Integrated Hardware Design Verificationcited by 0
- 2026A Survey on LLM-Integrated Hardware Design Verification6 Oct 2026
- 2026Knowledge Graphs, the Missing Link in Agentic AI-based Formal Verification7 May 2026
- 2026Can Agents Secure Hardware? Evaluating Agentic LLM-Driven Obfuscation for IP Protection14 Apr 2026
- 2025DUET: Agentic Design Understanding via Experimentation and Testing6 Dec 2025
- 2024LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trustcited by 20
- 2024AssertionBench: A Benchmark to Evaluate Large-Language Models for Assertion Generationcited by 16
- 2025AssertionForge: Enhancing Formal Verification Assertion Generation with Structured Representation of Specifications and RTLcited by 13
- 2024New Solutions on LLM Acceleration, Optimization, and Applicationcited by 7
- 2025Are LLMs Ready for Practical Adoption for Assertion Generation?cited by 6
- 2026ChatSVA: Bridging SVA Generation for Hardware Verification via Task-Specific LLMscited by 6
- 2025SVAgent: AI Agent for Hardware Security Verification Assertioncited by 1
- 2026SpecAlign: A Semantic Alignment Framework for SystemVerilog Assertion Generationcited by 1
- 2026HierSVA: A Data Synthesis Pipeline, Dataset, and Benchmark for LLM-Driven Hierarchical Hardware Formal Verificationcited by 0
- 2026HierSVA: A Data Synthesis Pipeline, Dataset, and Benchmark for LLM-Driven Hierarchical Hardware Formal Verification9 Jun 2026
- 2026SpecAlign: A Semantic Alignment Framework for SystemVerilog Assertion Generation24 May 2026
- 2026ChatSVA: Bridging SVA Generation for Hardware Verification via Task-Specific LLMs3 Apr 2026
- 2025SVAgent: AI Agent for Hardware Security Verification Assertion22 Jul 2025
- 2025AssertionForge: Enhancing Formal Verification Assertion Generation with Structured Representation of Specifications and RTL24 Mar 2025
- 2025Are LLMs Ready for Practical Adoption for Assertion Generation?28 Feb 2025
- 2024AssertionBench: A Benchmark to Evaluate Large-Language Models for Assertion Generation26 Jun 2024
- 2024New Solutions on LLM Acceleration, Optimization, and Application16 Jun 2024
- 2024LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust11 May 2024