An Experimental Evaluation of Machine Learning Training on a Real Processing-in-Memory System
Not on the map. Why?
Abstract (arXiv)
Training machine learning (ML) algorithms is a computationally intensive process, which is frequently memory-bound due to repeatedly accessing large training datasets. As a result, processor-centric systems (e.g., CPU, GPU) suffer from costly data movement between memory units and processing units, which consumes large amounts of energy and execution cycles. Memory-centric computing systems, i.e., with processing-in-memory (PIM) capabilities, can alleviate this data movement bottleneck. Our goal is to understand the potential of modern general-purpose PIM architectures to accelerate ML training. To do so, we (1) implement several representative classic ML algorithms (namely, linear regression, logistic regression, decision tree, K-Means clustering) on a real-world general-purpose PIM architecture, (2) rigorously evaluate and characterize them in terms of accuracy, performance and scaling, and (3) compare to their counterpart implementations on CPU and GPU. Our evaluation on a real memory-centric computing system with more than 2500 PIM cores shows that general-purpose PIM architectures can greatly accelerate memory-bound ML workloads, when the necessary operations and datatypes are natively supported by PIM hardware. For example, our PIM implementation of decision tree is 27× faster than a state-of-the-art CPU version on an 8-core Intel Xeon, and 1.34× faster than a state-of-the-art GPU version on an NVIDIA A100. Our K-Means clustering on PIM is 2.8× and 3.2× than state-of-the-art CPU and GPU versions, respectively. To our knowledge, our work is the first one to evaluate ML training on a real-world PIM architecture. We conclude with key observations, takeaways, and recommendations that can inspire users of ML workloads, programmers of PIM architectures, and hardware designers & architects of future memory-centric computing systems.
Key facts. Cited by 2 papers in the map (data through 14 Oct 2026). Builds on 44 of its 257 references that are in the map. First posted on arXiv 16 Jul 2022.
Builds on
44 of 257 references.
References · 44
- 2021A Survey of Quantization Methods for Efficient Neural Network Inferencecited by 815
- 2017In-Datacenter Performance Analysis of a Tensor Processing Unitcited by 618
- 2014cuDNN: Efficient Primitives for Deep Learningcited by 245
- 2019PUMA: A Programmable Ultra-efficient Memristor-based Accelerator for Machine Learning Inferencecited by 61
- 2019RecNMP: Accelerating Personalized Recommendation with Near-Memory Processingcited by 49
- 2019TensorDIMM: A Practical Near-Memory Processing Architecture for Embeddings and Tensor Operations in Deep Learningcited by 43
- 2020A Survey on Large-scale Machine Learningcited by 35
- 2018Neural Cache: Bit-Serial In-Cache Acceleration of Deep Neural Networkscited by 32
- 2020A Modern Primer on Processing in Memorycited by 32
- 2021Google Neural Network Models for Edge Devices: Analyzing and Mitigating Machine Learning Inference Bottleneckscited by 23
- 2019Processing Data Where It Makes Sense: Enabling In-Memory Computationcited by 21
- 2019PANTHER: A Programmable Architecture for Neural Network Training Harnessing Energy-efficient ReRAMcited by 17
32 more
- 2021SISA: Set-Centric Instruction Set Architecture for Graph Mining on Processing-in-Memory Systemscited by 17
- 2017Multiscale Co-Design Analysis of Energy, Latency, Area, and Accuracy of a ReRAM Analog Neural Training Acceleratorcited by 15
- 2021Benchmarking Memory-Centric Computing Systems: Analysis of Real Processing-in-Memory Hardwarecited by 13
- 2017GRIM-Filter: Fast Seed Location Filtering in DNA Read Mapping Using Processing-in-Memory Technologiescited by 11
- 2020NATSA: A Near-Data Processing Accelerator for Time Series Analysiscited by 10
- 2020Fast Stencil-Code Computation on a Wafer-Scale Processorcited by 10
- 2021GradPIM: A Practical Processing-in-DRAM Architecture for Gradient Descentcited by 10
- 2021DAMOV: A New Methodology and Benchmark Suite for Evaluating Data Movement Bottleneckscited by 10
- 2020GenASM: A High-Performance, Low-Power Approximate String Matching Acceleration Framework for Genome Sequence Analysiscited by 9
- 2021SynCron: Efficient Synchronization Support for Near-Data-Processing Architecturescited by 9
- 2021Benchmarking a New Paradigm: An Experimental Analysis of a Real Processing-in-Memory Architecturecited by 9
- 2020NERO: A Near High-Bandwidth Memory Stencil Accelerator for Weather Prediction Modelingcited by 8
- 2021QUAC-TRNG: High-Throughput True Random Number Generation Using Quadruple Row Activation in Commodity DRAM Chipscited by 8
- 2021FPGA-Based Near-Memory Acceleration of Modern Data-Intensive Applicationscited by 8
- 2022Sibyl: Adaptive and Extensible Data Placement in Hybrid Storage Systems Using Online Reinforcement Learningcited by 8
- 2020One-step regression and classification with crosspoint resistive memory arrayscited by 7
- 2016Buddy-RAM: Improving the Performance and Efficiency of Bulk Bitwise Operations Using DRAMcited by 6
- 2017Neurostream: Scalable and Energy Efficient Deep Learning with Smart Memory Cubescited by 6
- 2018D-RaNGe: Using Commodity DRAM Devices to Generate True Random Numbers with Low Latency and High Throughputcited by 6
- 2019In-DRAM Bulk Bitwise Execution Enginecited by 6
- 2018A Scalable Near-Memory Architecture for Training Deep Neural Networks on Large In-Memory Datasetscited by 5
- 2020NOM: Network-On-Memory for Inter-Bank Data Transfer in Highly-Banked Memoriescited by 5
- 2020FIGARO: Improving System Performance via Fine-Grained In-DRAM Data Relocation and Cachingcited by 5
- 2021Polynesia: Enabling Effective Hybrid Transactional/Analytical Databases with Specialized Hardware/Software Co-Designcited by 5
- 2021Casper: Accelerating Stencil Computation using Near-cache Processingcited by 5
- 2022GenStore: A High-Performance and Energy-Efficient In-Storage Computing System for Genome Sequence Analysiscited by 5
- 2018Snap ML: A Hierarchical Framework for Machine Learningcited by 4
- 2022High-throughput Pairwise Alignment with the Wavefront Algorithm using Processing-in-Memorycited by 4
- 2018ORIGAMI: A Heterogeneous Split Architecture for In-Memory Acceleration of Learningcited by 3
- 2021Accelerating Weather Prediction using Near-Memory Reconfigurable Fabriccited by 3
- 2021Combining Emulation and Simulation to Evaluate a Near Memory Key/Value Lookup Acceleratorcited by 2
- 2022SparseP: Towards Efficient Sparse Matrix Vector Multiplication on Real Processing-In-Memory Systemscited by 2
Built on by
Citing papers per year: 2024: 1; 2025: 1.
2 papers.