DeepBurning-MixQ: An Open Source Mixed-Precision Neural Network Accelerator Design Framework for FPGAs
Not on the map. Why?
Abstract (arXiv)
Mixed-precision neural networks (MPNNs) that enable the use of just enough data width for a deep learning task promise significant advantages of both inference accuracy and computing overhead. FPGAs with fine-grained reconfiguration capability can adapt the processing with distinct data width and models, and hence, can theoretically unleash the potential of MPNNs. Nevertheless, commodity DPUs on FPGAs mostly emphasize generality and have limited support for MPNNs especially the ones with lower data width. In addition, primitive DSPs in FPGAs usually have much larger data width than that is required by MPNNs and haven't been sufficiently co-explored with MPNNs yet. To this end, we propose an open source MPNN accelerator design framework specifically tailored for FPGAs. In this framework, we have a systematic DSP-packing algorithm to pack multiple lower data width MACs in a single primitive DSP and enable efficient implementation of MPNNs. Meanwhile, we take DSP packing efficiency into consideration with MPNN quantization within a unified neural network architecture search (NAS) framework such that it can be aware of the DSP overhead during quantization and optimize the MPNN performance and accuracy concurrently. Finally, we have the optimized MPNN fine-tuned to a fully pipelined neural network accelerator template based on HLS and make best use of available resources for higher performance. Our experiments reveal the resulting accelerators produced by the proposed framework can achieve overwhelming advantages in terms of performance, resource utilization, and inference accuracy for MPNNs when compared with both handcrafted counterparts and prior hardware-aware neural network accelerators on FPGAs.
Key facts. Cited by 3 papers in the map (data through 14 Oct 2026). Builds on 16 of its 32 references that are in the map. First posted on arXiv 22 Aug 2023.
Builds on
16 of 32 references.
References · 16
- 2017Quantization and Training of Neural Networks for Efficient Integer-Arithmetic-Only Inferencecited by 1,593
- 2019Once-for-All: Train One Network and Specialize it for Efficient Deploymentcited by 787
- 2016DoReFa-Net: Training Low Bitwidth Convolutional Neural Networks with Low Bitwidth Gradientscited by 569
- 2018FBNet: Hardware-Aware Efficient ConvNet Design via Differentiable Neural Architecture Searchcited by 485
- 2018HAQ: Hardware-Aware Automated Quantization with Mixed Precisioncited by 443
- 2020Rethinking Differentiable Search for Mixed-Precision Neural Networkscited by 82
- 2020FracBits: Mixed Precision Quantization via Fractional Bit-Widthscited by 55
- 2020EDD: Efficient Differentiable DNN Architecture and Implementation Co-search for Embedded AI Solutionscited by 36
- 2019SkyNet: a Hardware-Efficient Method for Object Detection and Tracking on Embedded Systemscited by 27
- 2021BatchQuant: Quantized-for-all Architecture Search with Robust Quantizercited by 20
- 2018DAC-SDC Low Power Object Detection Challenge for UAV Applicationscited by 18
- 2020DNNExplorer: A Framework for Modeling and Exploring a Novel Paradigm of FPGA-based DNN Acceleratorcited by 18
4 more
- 2021HAO: Hardware-aware neural Architecture Optimization for Efficient Inferencecited by 16
- 2021HiKonv: High Throughput Quantized Convolution With Novel Bit-wise Management and Computationcited by 6
- 2022DSP-Packing: Squeezing Low-precision Arithmetic into FPGA DSP Blockscited by 5
- 2021N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Corescited by 3
Built on by
Citing papers per year: 2024: 1; 2025: 2.
3 papers.
Similar, not cited
Close in wording, no citation either way
- 2022Design of High-Throughput Mixed-Precision CNN Accelerators on FPGA
- 2023Mixed-TD: Efficient Neural Network Accelerator with Layer-Specific Tensor Decomposition
- 2023M4BRAM: Mixed-Precision Matrix-Matrix Multiplication in FPGA Block RAMs
- 2025A Flexible Precision Scaling Deep Neural Network Accelerator with Efficient Weight Combination
- 2024MCU-MixQ: A HW/SW Co-optimized Mixed-precision Neural Network Design Framework for MCUs
- 2022BrainTTA: A 35 fJ/op Compiler Programmable Mixed-Precision Transport-Triggered NN SoC
- 2024Mixed-precision Neural Networks on RISC-V Cores: ISA extensions for Multi-Pumped Soft SIMD Operations
- 2022Mixed-Precision Neural Networks: A Survey