Learning to Debug: LLM-Organized Knowledge Trees for Solving RTL Assertion Failures
Not on the map. Why?
Abstract (arXiv)
Debugging is the dominant cost in modern hardware verification, where assertion failures are among the most frequent and expensive to resolve. While Large Language Models (LLMs) show promise, they often fail to capture the precise, reusable expertise that engineers apply, leading to inaccurate responses. We propose GROVE, a hierarchical knowledge management framework that learns and organizes reusable debugging expertise into an LLM-organized knowledge tree for solving assertion failures. GROVE distills debugging knowledge from prior cases and organizes it into a vertical tree of configurable depth, with each node encoding a concise knowledge item and explicit applicability conditions. During training, GROVE uses a parallel, gradient-free loop where an LLM proposes tree modifications as structured JSON edits by learning from the cases. At test time, a budget-aware iterative zoom is performed to navigate the tree, retrieving a small set of applicable knowledge items that guide a base LLM's hypothesis generation and fix proposals. Evaluated on a suite of assertion-failure cases, GROVE delivers consistent gains in pass@1 and pass@5, demonstrating the value of structured knowledge evolution.
Key facts. Cited by 1 paper in the map (data through 14 Oct 2026). Builds on 32 of its 68 references that are in the map. First posted on arXiv 21 Nov 2025.
Builds on
32 of 68 references.
References · 32
- 2024The Llama 3 Herd of Modelscited by 14,715
- 2015Distilling the Knowledge in a Neural Networkcited by 10,324
- 2020Retrieval-Augmented Generation for Knowledge-Intensive NLP Taskscited by 9,297
- 2023Reflexion: Language Agents with Verbal Reinforcement Learningcited by 4,276
- 2023Lost in the Middle: How Language Models Use Long Contextscited by 3,455
- 2023Self-Refine: Iterative Refinement with Self-Feedbackcited by 3,442
- 2023Tree of Thoughts: Deliberate Problem Solving with Large Language Modelscited by 3,211
- 2023Voyager: An Open-Ended Embodied Agent with Large Language Modelscited by 2,191
- 2023Self-RAG: Learning to Retrieve, Generate, and Critique through Self-Reflectioncited by 1,839
- 2024From Local to Global: A Graph RAG Approach to Query-Focused Summarizationcited by 1,453
- 2025A-MEM: Agentic Memory for LLM Agentscited by 1,063
- 2024A Survey on the Memory Mechanism of Large Language Model based Agentscited by 634
20 more
- 2020Knowledge Graphscited by 621
- 2023MemoryBank: Enhancing Large Language Models with Long-Term Memorycited by 556
- 2024RAPTOR: Recursive Abstractive Processing for Tree-Organized Retrievalcited by 532
- 2023Ragas: Automated Evaluation of Retrieval Augmented Generationcited by 418
- 2024Model Merging in LLMs, MLLMs, and Beyond: Methods, Theories, Applications and Opportunitiescited by 254
- 2023Augmenting Language Models with Long-Term Memorycited by 189
- 2022MRKL Systems: A modular, neuro-symbolic architecture that combines large language models, external knowledge sources and discrete reasoningcited by 156
- 2024VerilogCoder: Autonomous Verilog Coding Agents with Graph-based Planning and Abstract Syntax Tree (AST)-based Waveform Tracing Toolcited by 85
- 2023AutoChip: Automating HDL Generation Using LLM Feedbackcited by 83
- 2025Retrieval-Augmented Generation with Hierarchical Knowledgecited by 47
- 2025CAM: A Constructivist View of Agentic Memory for LLM-Based Reading Comprehensioncited by 23
- 2025RAS: Retrieval-And-Structuring for Knowledge-Intensive LLM Generationcited by 16
- 2024Hierarchical Retrieval-Augmented Generation Model with Rethink for Multi-hop Question Answeringcited by 14
- 2025VeriCoder: Enhancing LLM-Based RTL Code Generation through Functional Correctness Validationcited by 13
- 2025VeriDebug: A Unified LLM for Verilog Debugging via Contrastive Embedding and Guided Correctioncited by 12
- 2025Insights from Rights and Wrongs: A Large Language Model for Solving Assertion Failures in RTL Designcited by 6
- 2025HIRAG: Hierarchical-Thought Instruction-Tuning Retrieval-Augmented Generationcited by 6
- 2025FVDebug: An LLM-Driven Debugging Assistant for Automated Root Cause Analysis of Formal Verification Failurescited by 5
- 2024VeriBug: An Attention-based Framework for Bug-Localization in Hardware Designscited by 3
- 2025VeriRAG: A Retrieval-Augmented Framework for Automated RTL Testability Repaircited by 3
Built on by
Citing papers per year: 2026: 1.
1 paper.
- 2026A Survey on LLM-Integrated Hardware Design Verificationcited by 0
- 2026A Survey on LLM-Integrated Hardware Design Verification6 Oct 2026