FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review
Not on the map. Why?
Abstract (arXiv)
Convolutional Neural Networks (CNNs) are fundamental to deep learning, driving applications across various domains. However, their growing complexity has significantly increased computational demands, necessitating efficient hardware accelerators. Field-Programmable Gate Arrays (FPGAs) have emerged as a leading solution, offering reconfigurability, parallelism, and energy efficiency. This paper provides a comprehensive review of FPGA-based hardware accelerators specifically designed for CNNs. It presents and summarizes the performance evaluation framework grounded in existing studies and explores key optimization strategies, such as parallel computing, dataflow optimization, and hardware-software co-design. It also compares various FPGA architectures in terms of latency, throughput, compute efficiency, power consumption, and resource utilization. Finally, the paper highlights future challenges and opportunities, emphasizing the potential for continued innovation in this field.
Key facts. Cited by 1 paper in the map (data through 14 Oct 2026). Builds on 39 of its 109 references that are in the map. First posted on arXiv 4 May 2025.
Builds on
39 of 109 references.
References · 39
- 2015Distilling the Knowledge in a Neural Networkcited by 10,324
- 2018MobileNetV2: Inverted Residuals and Linear Bottleneckscited by 4,795
- 2014Going Deeper with Convolutionscited by 4,241
- 2017MobileNets: Efficient Convolutional Neural Networks for Mobile Vision Applicationscited by 3,845
- 2015Deep Compression: Compressing Deep Neural Networks with Pruning, Trained Quantization and Huffman Codingcited by 2,329
- 2019Searching for MobileNetV3cited by 1,994
- 2016SqueezeNet: AlexNet-level accuracy with 50x fewer parameters and <0.5MB model sizecited by 1,060
- 2016XNOR-Net: ImageNet Classification Using Binary Convolutional Neural Networkscited by 849
- 2017Learning Efficient Convolutional Networks through Network Slimmingcited by 676
- 2019GhostNet: More Features from Cheap Operationscited by 410
- 2020HRank: Filter Pruning using High-Rank Feature Mapcited by 292
- 2015Fixed Point Quantization of Deep Convolutional Networkscited by 143
27 more
- 2023Run, Don't Walk: Chasing Higher FLOPS for Faster Neural Networkscited by 130
- 2023RepViT: Revisiting Mobile CNN From ViT Perspectivecited by 123
- 2015Fast Algorithms for Convolutional Neural Networkscited by 102
- 2023A Brief Review of Hypernetworks in Deep Learningcited by 102
- 2024Logit Standardization in Knowledge Distillationcited by 102
- 2019Trained Quantization Thresholds for Accurate and Efficient Fixed-Point Inference of Deep Neural Networkscited by 90
- 2013Fast Training of Convolutional Networks through FFTscited by 89
- 2019Pruning by Explaining: A Novel Criterion for Deep Neural Network Pruningcited by 89
- 2020Densely Guided Knowledge Distillation using Multiple Teacher Assistantscited by 83
- 2015Spectral Representations for Convolutional Neural Networkscited by 81
- 2023Data Pruning via Moving-one-Sample-outcited by 67
- 2019AutoCompress: An Automatic DNN Structured Pruning Framework for Ultra-High Compression Ratescited by 49
- 2015Object detection via a multi-region & semantic segmentation-aware CNN modelcited by 47
- 2022F8Net: Fixed-Point 8-bit Only Multiplication for Network Quantizationcited by 28
- 2018Recent Advances in Convolutional Neural Network Accelerationcited by 17
- 2019Pyramid: Machine Learning Framework to Estimate the Optimal Timing and Resource Usage of a High-Level Synthesis Designcited by 17
- 2022PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNscited by 10
- 2018Morph: Flexible Acceleration for 3D CNN-based Video Understandingcited by 9
- 2020Image classification in frequency domain with 2SReLU: a second harmonics superposition activation functioncited by 8
- 2018f-CNNx: A Toolflow for Mapping Multi-CNN Applications on FPGAscited by 6
- 2021SAMO: Optimised Mapping of Convolutional Neural Networks to Streaming Architecturescited by 5
- 2023HARFLOW3D: A Latency-Oriented 3D-CNN Accelerator Toolflow for HAR on FPGA Devicescited by 5
- 2023Comparative Analysis of CPU and GPU Profiling for Deep Learning Modelscited by 4
- 2019Software-defined Design Space Exploration for an Efficient DNN Accelerator Architecturecited by 3
- 2023ATHEENA: A Toolflow for Hardware Early-Exit Network Automationcited by 3
- 2023FMM-X3D: FPGA-based modeling and mapping of X3D for Human Action Recognitioncited by 2
- 2023fpgaHART: A toolflow for throughput-oriented acceleration of 3D CNNs for HAR onto FPGAscited by 2
Built on by
Citing papers per year: 2026: 1.
1 paper.