Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks
Not on the map. Why?
Abstract (arXiv)
Reasoning high-level abstractions from bit-blasted Boolean networks (BNs) such as gate-level netlists can significantly benefit functional verification, logic minimization, datapath synthesis, malicious logic identification, etc. Mostly, conventional reasoning approaches leverage structural hashing and functional propagation, suffering from limited scalability and inefficient usage of modern computing power. In response, we propose a novel symbolic reasoning framework exploiting graph neural networks (GNNs) and GPU acceleration to reason high-level functional blocks from gate-level netlists, namely Gamora, which offers high reasoning performance w.r.t exact reasoning algorithms, strong scalability to BNs with over 33 million nodes, and generalization capability from simple to complex designs. To further demonstrate the capability of Gamora, we also evaluate its reasoning performance after various technology mapping options, since technology-dependent optimizations are known to make functional reasoning much more challenging. Experimental results show that (1) Gamora reaches almost 100% and over 97% reasoning accuracy for carry-save-array (CSA) and Booth-encoded multipliers, respectively, with up to six orders of magnitude speedups compared to the state-of-the-art implementation in the ABC framework; (2) Gamora maintains high reasoning accuracy (>92%) in finding functional modules after complex technology mapping, upon which we comprehensively analyze the impacts on Gamora reasoning from technology mapping.
Key facts. Cited by 27 papers in the map (data through 7 Oct 2026). First posted on arXiv 14 Mar 2023.
Builds on
No reference list yet.
Built on by
Citing papers per year: 2023: 2; 2024: 6; 2025: 15; 2026: 4.
27 papers.
Sort:
By area:
- 2024DeepGate3: Towards Scalable Circuit Representation Learningcited by 26
- 2025DeepGate4: Efficient and Effective Representation Learning for Circuit Design at Scalecited by 12
- 2025NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graphcited by 9
- 2024Differentiable Combinatorial Scheduling at Scalecited by 6
- 2024DeepSeq2: Enhanced Sequential Circuit Learning with Disentangled Representationscited by 5
- 2023Accelerating Exact Combinatorial Optimization via RL-based Initialization -- A Case Study in Schedulingcited by 4
- 2023Verilog-to-PyG -- A Framework for Graph Learning and Augmentation on RTL Designscited by 4
- 2024OpenLS-DGF: An Adaptive Open-Source Dataset Generation Framework for Machine Learning Tasks in Logic Synthesiscited by 3
- 2025DeepCell: Self-Supervised Multiview Fusion for Circuit Representation Learningcited by 3
- 2024BoolGebra: Attributed Graph-learning for Boolean Algebraic Manipulationcited by 2
- 2025Graph Learning at Scale: Characterizing and Optimizing Pre-Propagation GNNscited by 2
- 2025e-boost: Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solvingcited by 2
15 more
- 2024A Benchmark on Directed Graph Representation Learning in Hardware Designscited by 1
- 2025GenEDA: Towards Generative Netlist Functional Reasoning via Cross-Modal Circuit Encoder-Decoder Alignmentcited by 1
- 2025Functional Matching of Logic Subgraphs: Beyond Structural Isomorphismcited by 1
- 2025FuncGNN: Learning Functional Semantics of Logic Circuits with Graph Neural Networkscited by 1
- 2025Alignment Unlocks Complementarity: A Framework for Multiview Circuit Representation Learningcited by 1
- 2025GROOT: Graph Edge Re-growth and Partitioning for the Verification of Large Designs in Logic Synthesiscited by 1
- 2026Report for NSF Workshop on AI for Electronic Design Automationcited by 1
- 2025Ralts: Robust Aggregation for Enhancing Graph Neural Network Resilience on Bit-flip Errorscited by 0
- 2025Modeling Relational Logic Circuits for And-Inverter Graph Convolutional Networkcited by 0
- 2025Revisit Choice Network for Synthesis and Technology Mappingcited by 0
- 2025TRACE: Learning to Compute on Circuit Graphscited by 0
- 2025ReVEAL: GNN-Guided Reverse Engineering for Formal Verification of Optimized Multiplierscited by 0
- 2026GauS: Differentiable Scheduling Optimization via Gaussian Reparameterizationcited by 0
- 2026Graph Computation Meets Circuit Algebra: A Task-Aligned Analysis of Graph Neural Networks for Electronic Design Automationcited by 0
- 2026Beyond Flat Netlist: Hierarchical Graph Representation Learning for Scalable Analysis of Sequential Circuitscited by 0
- 2026Beyond Flat Netlist: Hierarchical Graph Representation Learning for Scalable Analysis of Sequential Circuits28 Aug 2026
- 2026Graph Computation Meets Circuit Algebra: A Task-Aligned Analysis of Graph Neural Networks for Electronic Design Automation8 May 2026
- 2026GauS: Differentiable Scheduling Optimization via Gaussian Reparameterization23 Feb 2026
- 2026Report for NSF Workshop on AI for Electronic Design Automation20 Jan 2026
- 2025ReVEAL: GNN-Guided Reverse Engineering for Formal Verification of Optimized Multipliers24 Dec 2025
- 2025GROOT: Graph Edge Re-growth and Partitioning for the Verification of Large Designs in Logic Synthesis23 Nov 2025
- 2025TRACE: Learning to Compute on Circuit Graphs26 Sep 2025
- 2025Alignment Unlocks Complementarity: A Framework for Multiview Circuit Representation Learning25 Sep 2025
- 2025e-boost: Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving18 Aug 2025
- 2025Modeling Relational Logic Circuits for And-Inverter Graph Convolutional Network16 Aug 2025
- 2025Revisit Choice Network for Synthesis and Technology Mapping4 Aug 2025
- 2025Ralts: Robust Aggregation for Enhancing Graph Neural Network Resilience on Bit-flip Errors24 Jul 2025
15 more
- 2025FuncGNN: Learning Functional Semantics of Logic Circuits with Graph Neural Networks7 Jun 2025
- 2025Functional Matching of Logic Subgraphs: Beyond Structural Isomorphism28 May 2025
- 2025Graph Learning at Scale: Characterizing and Optimizing Pre-Propagation GNNs17 Apr 2025
- 2025GenEDA: Towards Generative Netlist Functional Reasoning via Cross-Modal Circuit Encoder-Decoder Alignment13 Apr 2025
- 2025NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph12 Apr 2025
- 2025DeepCell: Self-Supervised Multiview Fusion for Circuit Representation Learning5 Feb 2025
- 2025DeepGate4: Efficient and Effective Representation Learning for Circuit Design at Scale2 Feb 2025
- 2024OpenLS-DGF: An Adaptive Open-Source Dataset Generation Framework for Machine Learning Tasks in Logic Synthesis14 Nov 2024
- 2024DeepSeq2: Enhanced Sequential Circuit Learning with Disentangled Representations1 Nov 2024
- 2024A Benchmark on Directed Graph Representation Learning in Hardware Designs9 Oct 2024
- 2024DeepGate3: Towards Scalable Circuit Representation Learning15 Jul 2024
- 2024Differentiable Combinatorial Scheduling at Scale6 Jun 2024
- 2024BoolGebra: Attributed Graph-learning for Boolean Algebraic Manipulation19 Jan 2024
- 2023Verilog-to-PyG -- A Framework for Graph Learning and Augmentation on RTL Designs9 Nov 2023
- 2023Accelerating Exact Combinatorial Optimization via RL-based Initialization -- A Case Study in Scheduling19 Aug 2023
- 2024DeepGate3: Towards Scalable Circuit Representation Learningcited by 26
- 2025DeepGate4: Efficient and Effective Representation Learning for Circuit Design at Scalecited by 12
- 2025NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graphcited by 9
- 2024Differentiable Combinatorial Scheduling at Scalecited by 6
- 2024DeepSeq2: Enhanced Sequential Circuit Learning with Disentangled Representationscited by 5
- 2023Accelerating Exact Combinatorial Optimization via RL-based Initialization -- A Case Study in Schedulingcited by 4
- 2023Verilog-to-PyG -- A Framework for Graph Learning and Augmentation on RTL Designscited by 4
- 2024OpenLS-DGF: An Adaptive Open-Source Dataset Generation Framework for Machine Learning Tasks in Logic Synthesiscited by 3
- 2025DeepCell: Self-Supervised Multiview Fusion for Circuit Representation Learningcited by 3
- 2024BoolGebra: Attributed Graph-learning for Boolean Algebraic Manipulationcited by 2
- 2025Graph Learning at Scale: Characterizing and Optimizing Pre-Propagation GNNscited by 2
- 2025e-boost: Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solvingcited by 2
12 most cited of 26 All 26 (JSON)
- 2026Beyond Flat Netlist: Hierarchical Graph Representation Learning for Scalable Analysis of Sequential Circuits28 Aug 2026
- 2026Graph Computation Meets Circuit Algebra: A Task-Aligned Analysis of Graph Neural Networks for Electronic Design Automation8 May 2026
- 2026GauS: Differentiable Scheduling Optimization via Gaussian Reparameterization23 Feb 2026
- 2026Report for NSF Workshop on AI for Electronic Design Automation20 Jan 2026
- 2025ReVEAL: GNN-Guided Reverse Engineering for Formal Verification of Optimized Multipliers24 Dec 2025
- 2025GROOT: Graph Edge Re-growth and Partitioning for the Verification of Large Designs in Logic Synthesis23 Nov 2025
- 2025TRACE: Learning to Compute on Circuit Graphs26 Sep 2025
- 2025Alignment Unlocks Complementarity: A Framework for Multiview Circuit Representation Learning25 Sep 2025
- 2025e-boost: Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving18 Aug 2025
- 2025Modeling Relational Logic Circuits for And-Inverter Graph Convolutional Network16 Aug 2025
- 2025Revisit Choice Network for Synthesis and Technology Mapping4 Aug 2025
- 2025Ralts: Robust Aggregation for Enhancing Graph Neural Network Resilience on Bit-flip Errors24 Jul 2025
12 newest of 26 All 26 (JSON)