ROSUM-MCTS: Monte Carlo Tree Search-Inspired HDL Code Summarization with Structural Rewards
Not on the map. Why?
Abstract (arXiv)
Large language models (LLMs) have shown promise in code summarization, yet their effectiveness for Hardware Description Languages (HDLs) like VHDL and Verilog remains underexplored. We propose ROSUM-MCTS, an LLM-guided approach inspired by Monte Carlo Tree Search (MCTS) that refines summaries through structured exploration and reinforcement-driven optimization. Our method integrates both local and global context via a hierarchical candidate expansion mechanism and optimizes summaries using a composite reward function balancing functional correctness (FC), local content adequacy (LCA), and fluency. We evaluate ROSUM-MCTS on the VHDL-eval and Verilog-eval datasets, demonstrating its consistent outperformance over baseline methods by leveraging structured bottom-up refinement and reinforcement-based optimization. Ablation studies confirm the necessity of both local and global expansion strategies, as well as the importance of balancing FC and LCA for optimal performance. Furthermore, ROSUM-MCTS proves robust against superficial modifications, such as variable renaming, maintaining summary quality where baselines degrade. These results establish ROSUM-MCTS as an effective and robust HDL summarization framework, paving the way for further research into reinforcement-enhanced code summarization.
Key facts. No citing papers in the map yet (data through 7 Oct 2026). Builds on 21 of its 29 references that are in the map. First posted on arXiv 6 Jun 2026.
Builds on
21 of 29 references.
References · 21
- 2019PyTorch: An Imperative Style, High-Performance Deep Learning Librarycited by 20,160
- 2021SimCSE: Simple Contrastive Learning of Sentence Embeddingscited by 2,168
- 2023Code Llama: Open Foundation Models for Codecited by 2,105
- 2023StarCoder: may the source be with you!cited by 790
- 2023Magicoder: Empowering Code Generation with OSS-Instructcited by 251
- 2023VerilogEval: Evaluating Large Language Models for Verilog Code Generationcited by 246
- 2024BetterV: Controlled Verilog Generation with Discriminative Guidancecited by 99
- 2023AutoChip: Automating HDL Generation Using LLM Feedbackcited by 80
- 2023Harnessing the Power of Large Language Models for Natural Language to First-Order Logic Translationcited by 59
- 2024OriGen:Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflectioncited by 56
- 2023Evaluating Instruction-Tuned Large Language Models on Code Comprehension and Generationcited by 49
- 2023Knowledge Transfer from High-Resource to Low-Resource Programming Languages for Code LLMscited by 45
9 more
- 2024Generating Code World Models with Large Language Models Guided by Monte Carlo Tree Searchcited by 38
- 2024AutoVCoder: A Systematic Framework for Automated Verilog Code Generation using LLMscited by 36
- 2024Source Code Summarization in the Era of Large Language Modelscited by 30
- 2024RethinkMCTS: Refining Erroneous Thoughts in Monte Carlo Tree Search for Code Generationcited by 25
- 2024IRCoder: Intermediate Representations Make Language Models Robust Multilingual Code Generatorscited by 21
- 2024LLM4PLC: Harnessing Large Language Models for Verifiable Programming of PLCs in Industrial Control Systemscited by 20
- 2024VHDL-Eval: A Framework for Evaluating Large Language Models in VHDL Code Generationcited by 14
- 2025Chain-of-Descriptions: Improving Code LLMs for VHDL Code Generation and Summarizationcited by 5
- 2024Classification-Based Automatic HDL Code Generation Using LLMscited by 3
Built on by
Not cited yet.