LLM-FSM: Scaling Large Language Models for Finite-State Reasoning in RTL Code Generation
On the map: LLM reasoning → Reasoning for agents, planning and code
Abstract (arXiv)
Finite-state reasoning, the ability to understand and implement state-dependent behavior, is central to hardware design. In this paper, we present LLM-FSM, a benchmark that evaluates how well large language models (LLMs) can recover finite-state machine (FSM) behavior from natural-language specifications and translate it into correct register transfer-level (RTL) implementations. Unlike prior specification-to-RTL benchmarks that rely on manually constructed examples, LLM-FSM is built through a fully automated pipeline. LLM-FSM first constructs FSM with configurable state counts and constrained transition structures. It then prompts LLMs to express each FSM in a structured YAML format with an application context, and to further convert that YAML into a natural-language (NL) specification. From the same YAML, our pipeline synthesizes the reference RTL and testbench in a correct-by-construction manner. All 1,000 problems are verified using LLM-based and SAT-solver-based checks, with human review on a subset. Our experiments show that even the strongest LLMs exhibit sharply declining accuracy as FSM complexity increases. We further demonstrate that training-time scaling via supervised fine-tuning (SFT) generalizes effectively to out-of-distribution (OOD) tasks, while increasing test-time compute improves reasoning reliability. Finally, LLM-FSM remains extensible by allowing its FSM complexity to scale with future model capabilities.
Key facts. Cited by 2 papers in the map (data through 7 Oct 2026). Placed in Reasoning for agents, planning and code, one of 17 directions in LLM reasoning. Builds on 0 of its 52 references that are in the map. First posted on arXiv 3 Feb 2026.
Builds on
0 of 52 references.
No references here yet.
Built on by
Citing papers per year: 2026: 2.
2 papers.
Similar, not cited
Close in wording, no citation either way
- 2026RTL-BenchLS: A Large-Scale Benchmark for RTL Reasoning and Generation with Large Language Models
- 2026LLM4RTL: Tool-Assisted LLM for RTL Generation
- 2026How LLMs Fail and Generalize in RTL Coding for Hardware Design?
- 2025Rethinking LLM-Based RTL Code Optimization Via Timing Logic Metamorphosis
- 2025Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification
- 2026Interpretable and Verifiable Hardware Generation with LLM-Driven Stepwise Refinement
- 2025Understanding and Mitigating Errors of LLM-Generated RTL Code
- 2025DecoRTL: A Run-time Decoding Framework for RTL Code Generation with LLMs