mlsanityData to 14 Oct 2026

Benchmarking Ultra-Low-Power μNPUs

arXiv 2503.22567 ↗First posted 28 Mar 2025cs.LG cs.ARcited by 6

Not on the map. Why?

Abstract (arXiv)

Efficient on-device neural network (NN) inference offers predictable latency, improved privacy and reliability, and lower operating costs for vendors than cloud-based inference. This has sparked recent development of microcontroller-scale NN accelerators, also known as neural processing units (μNPUs), designed specifically for ultra-low-power applications. We present the first comparative evaluation of a number of commercially-available μNPUs, including the first independent benchmarks for multiple platforms. To ensure fairness, we develop and open-source a model compilation pipeline supporting consistent benchmarking of quantized models across diverse microcontroller hardware. Our resulting analysis uncovers both expected performance trends as well as surprising disparities between hardware specifications and actual performance, including certain μNPUs exhibiting unexpected scaling behaviors with model complexity. This work provides a foundation for ongoing evaluation of μNPU platforms, alongside offering practical insights for both hardware and software developers in this rapidly evolving space.

Key facts. Cited by 6 papers in the map (data through 14 Oct 2026). Builds on 19 of its 54 references that are in the map. First posted on arXiv 28 Mar 2025.

Builds on

19 of 54 references.

References · 19

  1. 2019Once-for-All: Train One Network and Specialize it for Efficient Deploymentcited by 787
  2. 2020MCUNet: Tiny Deep Learning on IoT Devicescited by 273
  3. 2022On-Device Training Under 256KB Memorycited by 160
  4. 2021Adaptive Inference through Early-Exit Networks: Design, Challenges and Directionscited by 75
  5. 2024MELTing point: Mobile Evaluation of Language Transformerscited by 36
  6. 2018XNOR Neural Engine: a Hardware Accelerator IP for 21.6 fJ/op Binary Neural Network Inferencecited by 30
  7. 2022Machine Learning for Microcontroller-Class Hardware: A Reviewcited by 28
  8. 2020Efficient Algorithms for Device Placement of DNN Graph Operatorscited by 24
  9. 2023TinyTrain: Resource-Aware Task-Adaptive Sparse Training of DNNs at the Data-Scarce Edgecited by 18
  10. 2023Reusing Pretrained Models by Multi-linear Operators for Efficient Trainingcited by 15
  11. 2020MLPerf Mobile Inference Benchmarkcited by 14
  12. 2020A review of on-device fully neural end-to-end automatic speech recognition algorithmscited by 13
7 more
  1. 2023Flexible and Fully Quantized Ultra-Lightweight TinyissimoYOLO for Ultra-Low-Power Edge Systemscited by 11
  2. 2022Towards Battery-Free Machine Learning and Inference in Underwater Environmentscited by 9
  3. 2022Complexity-Driven CNN Compression for Resource-constrained Edge AIcited by 8
  4. 2022BED: A Real-Time Object Detection System for Edge Devicescited by 6
  5. 2024The Security and Privacy of Mobile Edge Computing: An Artificial Intelligence Perspectivecited by 4
  6. 2024Low-Energy On-Device Personalization for MCUscited by 3
  7. 2024DEX: Data Channel Extension for Efficient CNN Inference on Tiny AI Acceleratorscited by 2

Built on by

Cited by year (2026 to 14 Oct)

Citing papers per year: 2025: 3; 2026: 3.

6 papers.

Similar, not cited

Close in wording, no citation either way

  1. 2022Vau da muntanialas: Energy-efficient multi-die scalable acceleration of RNN inference
  2. 2023ULEEN: A Novel Architecture for Ultra Low-Energy Edge Neural Networks
  3. 2025NeuroSim V1.5: Improved Software Backbone for Benchmarking Compute-in-Memory Accelerators with Device and Circuit-level Non-idealities
  4. 2026From Compression to Deployment: Real-Time and Energy-Efficient FastGRNN on Ultra-Constrained Microcontrollers
  5. 202616-bit Precision of Convolutional Neural Networks on Microcontroller Units for 8-bit Costs
  6. 2022Low- and Mixed-Precision Inference Accelerators
  7. 2023Efficient Neural Networks for Tiny Machine Learning: A Comprehensive Review
  8. 2022Energy-efficient Deployment of Deep Learning Applications on Cortex-M based Microcontrollers using Deep Compression