RL-MUL 2.0: Multiplier Design Optimization with Parallel Deep Reinforcement Learning and Space Reduction
On the map: Deep reinforcement learning methods → RL for energy, networks and operations
Abstract (arXiv)
Multiplication is a fundamental operation in many applications, and multipliers are widely adopted in various circuits. However, optimizing multipliers is challenging due to the extensive design space. In this paper, we propose a multiplier design optimization framework based on reinforcement learning. We utilize matrix and tensor representations for the compressor tree of a multiplier, enabling seamless integration of convolutional neural networks as the agent network. The agent optimizes the multiplier structure using a Pareto-driven reward customized to balance area and delay. Furthermore, we enhance the original framework with parallel reinforcement learning and design space pruning techniques and extend its capability to optimize fused multiply-accumulate (MAC) designs. Experiments conducted on different bit widths of multipliers demonstrate that multipliers produced by our approach outperform all baseline designs in terms of area, power, and delay. The performance gain is further validated by comparing the area, power, and delay of processing element arrays using multipliers from our approach and baseline approaches.
Key facts. Cited by 1 paper in the map (data through 14 Oct 2026). Placed in RL for energy, networks and operations, one of 15 directions in Deep reinforcement learning methods. Builds on 5 of its 45 references that are in the map. First posted on arXiv 31 Mar 2024.
Builds on
5 of 45 references.
References · 5
- 2015Deep Residual Learning for Image Recognitioncited by 52,096
- 2016Asynchronous Methods for Deep Reinforcement Learningcited by 2,258
- 2020GCN-RL Circuit Designer: Transferable Transistor Sizing with Graph Neural Networks and Reinforcement Learningcited by 89
- 2022PrefixRL: Optimization of Parallel Prefix Circuits using Deep Reinforcement Learningcited by 18
- 2018Cross-layer Optimization for High Speed Adders: A Pareto Driven Machine Learning Approachcited by 7
Built on by
Citing papers per year: 2025: 1.
1 paper.
Similar, not cited
Close in wording, no citation either way
- 2024Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs
- 2026RulePlanner: All-in-One Reinforcement Learner for Unifying Design Rules in 3D Floorplanning
- 2026AstRL: Analog and Mixed-Signal Circuit Synthesis with Deep Reinforcement Learning
- 2026ORACLE: A Multi-Objective Reinforcement Learning-Based Analog Circuit Design Optimizer with Large Language Models-Guided Exploration
- 2025Enhancing Reinforcement Learning for the Floorplanning of Analog ICs with Beam Search
- 2024GraCo -- A Graph Composer for Integrated Circuits
- 2024ShortCircuit: AlphaZero-Driven Circuit Design
- 2025Explicit Sign-Magnitude Encoders Enable Power-Efficient Multipliers