mlsanityData to 7 Oct 2026

Demand Layering for Real-Time DNN Inference with Minimized Memory Usage

arXiv 2210.04024 ↗First posted 8 Oct 2022cs.LGcited by 6

Not on the map. Why?

Abstract (arXiv)

When executing a deep neural network (DNN), its model parameters are loaded into GPU memory before execution, incurring a significant GPU memory burden. There are studies that reduce GPU memory usage by exploiting CPU memory as a swap device. However, this approach is not applicable in most embedded systems with integrated GPUs where CPU and GPU share a common memory. In this regard, we present Demand Layering, which employs a fast solid-state drive (SSD) as a co-running partner of a GPU and exploits the layer-by-layer execution of DNNs. In our approach, a DNN is loaded and executed in a layer-by-layer manner, minimizing the memory usage to the order of a single layer. Also, we developed a pipeline architecture that hides most additional delays caused by the interleaved parameter loadings alongside layer executions. Our implementation shows a 96.5% memory reduction with just 14.8% delay overhead on average for representative DNNs. Furthermore, by exploiting the memory-delay tradeoff, near-zero delay overhead (under 1 ms) can be achieved with a slightly increased memory usage (still an 88.4% reduction), showing the great potential of Demand Layering.

Key facts. Cited by 6 papers in the map (data through 7 Oct 2026). Builds on 26 of its 56 references that are in the map. First posted on arXiv 8 Oct 2022.

Builds on

26 of 56 references.

References · 26

  1. 2015Deep Residual Learning for Image Recognitioncited by 51,809
  2. 2019PyTorch: An Imperative Style, High-Performance Deep Learning Librarycited by 20,160
  3. 2016Densely Connected Convolutional Networkscited by 6,691
  4. 2018YOLOv3: An Incremental Improvementcited by 2,652
  5. 2015Deep Compression: Compressing Deep Neural Networks with Pruning, Trained Quantization and Huffman Codingcited by 2,291
  6. 2020YOLOv4: Optimal Speed and Accuracy of Object Detectioncited by 1,624
  7. 2017Learning Efficient Convolutional Networks through Network Slimmingcited by 673
  8. 2018AMC: AutoML for Model Compression and Acceleration on Mobile Devicescited by 375
  9. 2014Caffe: Convolutional Architecture for Fast Feature Embeddingcited by 287
  10. 2020MCUNet: Tiny Deep Learning on IoT Devicescited by 269
  11. 2020Scaled-YOLOv4: Scaling Cross Stage Partial Networkcited by 211
  12. 2015MXNet: A Flexible and Efficient Machine Learning Library for Heterogeneous Distributed Systemscited by 195
14 more
  1. 2020TensorFlow Lite Micro: Embedded Machine Learning on TinyML Systemscited by 161
  2. 2020Memory-Efficient Pipeline-Parallel DNN Trainingcited by 133
  3. 2021MCUNetV2: Memory-Efficient Patch-based Inference for Tiny Deep Learningcited by 87
  4. 2018Glow: Graph Lowering Compiler Techniques for Neural Networkscited by 73
  5. 2020The Deep Learning Compiler: A Comprehensive Surveycited by 46
  6. 2020HetPipe: Enabling Large DNN Training on (Whimpy) Heterogeneous GPU Clusters through Integration of Pipelined Model Parallelism and Data Parallelismcited by 46
  7. 2018Supporting Very Large Models using Automatic Dataflow Graph Partitioningcited by 43
  8. 2019Neural networks on microcontrollers: saving memory at inference via operator reorderingcited by 15
  9. 2020Memory Optimization for Deep Networkscited by 15
  10. 2020Efficient Memory Management for Deep Neural Net Inferencecited by 12
  11. 2021Enabling Large Neural Networks on Tiny Microcontrollers with Swappingcited by 9
  12. 2018Profile-guided memory optimization for deep neural networkscited by 6
  13. 2020Co-Optimizing Performance and Memory FootprintVia Integrated CPU/GPU Memory Management, anImplementation on Autonomous Driving Platformcited by 4
  14. 2020TASO: Time and Space Optimization for Memory-Constrained DNN Inferencecited by 2

Built on by

Cited by year (2026 to 7 Oct)

Citing papers per year: 2023: 3; 2024: 1; 2025: 0; 2026: 2.

6 papers.