Interface-Aware KV Cache Quantization for Dense On-Chip NVM in Long-Context LLM Decoding
On the map: Efficient LLM inference and serving → KV cache quantization
Abstract (arXiv)
The key-value (KV) cache is the dominant memory bottleneck in long-context large language model (LLM) decoding: every step reads it entirely, so decoding is memory-bandwidth bound. Holding a quantized KV cache in dense on-chip non-volatile memory (NVM) removes the off-chip transfer. Existing KV quantization methods, however, were designed for GPU-style memory systems: KIVI attaches per-group metadata, adding about 25% to the stored KV cache; KVQuant keeps sparse full-precision outliers that a dense array cannot hold in place. This paper examines what these structures cost when the KV cache resides in NVM behind fixed-range converters, and designs a quantization scheme matched to that interface. The architecture stores the quantized KV cache in dense on-chip NVM, uses a small static analog crossbar only for the fixed rotation, and keeps attention in on-chip digital logic. A randomized rotation and per-vector normalization give every coordinate the same range, so one fixed codebook for keys and one for values, each shared across all tokens of the corresponding tensor type, serve the entire KV cache. The codebook thresholds are programmed once as the read converter's reference levels, enabling fixed-range digitization with no per-token converter reconfiguration. Dequantization is a sixteen-entry lookup and one norm multiply; the only per-vector metadata is one scalar, about 3%. Across models from 3B to 14B and contexts to 32k tokens, the four-bit KV cache maintains accuracy under storage and crossbar noise simulated at realistic device levels. KIVI and KVQuant remain more accurate in software; the advantage of our format lies at the memory interface: 3.1-3.6x lower KV read energy than both mapped to the same NVM, and 8x lower metadata overhead than KIVI. The contribution is a KV quantization co-designed with the NVM memory interface rather than a new accuracy record.
Key facts. No citing papers in the map yet (data through 14 Oct 2026). Placed in KV cache quantization, one of 12 directions in Efficient LLM inference and serving. Builds on 19 of its 39 references that are in the map. First posted on arXiv 4 Sep 2026.
Builds on
19 of 39 references.
Closest ancestors · 4
Same direction, newest first
- 2024SpinQuant: LLM quantization with learned rotations26 May
- 2024QuaRot: Outlier-Free 4-Bit Inference in Rotated LLMs30 Mar
- 2024KIVI: A Tuning-Free Asymmetric 2bit Quantization for KV Cache5 Feb
- 2024KVQuant: Towards 10 Million Context Length LLM Inference with KV Cache Quantization31 Jan
Other references · 15
- 2017Attention Is All You Needcited by 60,361
- 2024The Llama 3 Herd of Modelscited by 14,715
- 2023Efficient Memory Management for Large Language Model Serving with PagedAttentioncited by 5,944
- 2024Qwen2.5 Technical Reportcited by 4,942
- 2018Think you have Solved Question Answering? Try ARC, the AI2 Reasoning Challengecited by 4,886
- 2023Efficient Streaming Language Models with Attention Sinkscited by 2,186
- 2022GPTQ: Accurate Post-Training Quantization for Generative Pre-trained Transformerscited by 1,919
- 2023LongBench: A Bilingual, Multitask Benchmark for Long Context Understandingcited by 1,417
- 2024QuIP#: Even Better LLM Quantization with Hadamard Incoherence and Lattice Codebookscited by 378
- 2025TurboQuant: Online Vector Quantization with Near-optimal Distortion Ratecited by 125
- 2022SWIM: Selective Write-Verify for Computing-in-Memory Neural Acceleratorscited by 16
- 2022Computing-In-Memory Neural Network Accelerators for Safety-Critical Systems: Can Small Device Variations Be Disastrous?cited by 12
3 more
- 2023Improving Realistic Worst-Case Performance of NVCiM DNN Accelerators through Training with Right-Censored Gaussian Noisecited by 8
- 2024TSB: Tiny Shared Block for Efficient DNN Deployment on NVCIM Acceleratorscited by 3
- 2026When Small Variations Become Big Failures: Reliability Challenges in Compute-in-Memory Neural Acceleratorscited by 1
Built on by
Not cited yet.
Similar, not cited
Close in wording, no citation either way
- 2024AsymKV: Enabling 1-Bit Quantization of KV Cache with Layer-Wise Asymmetric Quantization Configurations
- 2026InnerQ: Hardware-Aware Tuning-Free Quantization of KV Cache for Large Language Models
- 2025Titanus: Enabling KV Cache Pruning and Quantization On-the-Fly for LLM Acceleration
- 2025NQKV: A KV Cache Quantization Scheme Based on Normal Distribution Characteristics
- 2025CommVQ: Commutative Vector Quantization for KV Cache Compression
- 2024AlignedKV: Reducing Memory Access of KV-Cache with Precision-Aligned Quantization
- 2025PM-KVQ: Progressive Mixed-precision KV Cache Quantization for Long-CoT LLMs
- 2026Don't Waste Bits! Adaptive KV-Cache Quantization for Lightweight On-Device LLMs