mlsanityData to 14 Oct 2026

Kratos: An FPGA Benchmark for Unrolled DNNs with Fine-Grained Sparsity and Mixed Precision

arXiv 2407.06033 ↗First posted 8 Jul 2024cs.ARcited by 1

Not on the map. Why?

Abstract (arXiv)

FPGAs offer a flexible platform for accelerating deep neural network (DNN) inference, particularly for non-uniform workloads featuring fine-grained unstructured sparsity and mixed arithmetic precision. To leverage these redundancies, an emerging approach involves partially or fully unrolling computations for each DNN layer. That way, parameter-level and bit-level ineffectual operations can be completely skipped, thus saving the associated area and power. Regardless, unrolled implementations scale poorly and limit the size of a DNN that can be unrolled on an FPGA. This motivates the investigation of new reconfigurable architectures to improve the efficiency of unrolled DNNs, while taking advantage of sparsity and mixed precision. To enable this, we present Kratos: a focused FPGA benchmark of unrolled DNN primitives with varying levels of sparsity and different arithmetic precisions. Our analysis reveals that unrolled DNNs can operate at very high frequencies, reaching the maximum frequency limit of an Arria 10 device. Additionally, we found that substantial area reductions can be achieved through fine-grained sparsity and low bit-width. We build on those results to tailor the FPGA fabric for unrolled DNNs through an architectural case study demonstrating ~2× area reduction when using smaller LUT sizes within current FPGAs. This paves the way for further exploration of new programmable architectures that are purpose-built for sparse and low-precision unrolled DNNs. Our source code and benchmark are available on github.com/abdelfattah-lab/Kratos-benchmark.

Key facts. Cited by 1 paper in the map (data through 14 Oct 2026). First posted on arXiv 8 Jul 2024.

Builds on

No reference list yet.

Built on by

Cited by year (2026 to 14 Oct)

Citing papers per year: 2026: 1.

1 paper.

Similar, not cited

Close in wording, no citation either way

  1. 2021A Competitive Edge: Can FPGAs Beat GPUs at DCNN Inference Acceleration in Resource-Limited Edge Computing Applications?
  2. 2025A Scalable FPGA Architecture With Adaptive Memory Utilization for GEMM-Based Operations
  3. 2025Energy-Efficient FPGA Framework for Non-Quantized Convolutional Neural Networks
  4. 2023A Precision-Scalable RISC-V DNN Processor with On-Device Learning Capability at the Extreme Edge
  5. 2023BRAMAC: Compute-in-BRAM Architectures for Multiply-Accumulate on FPGAs
  6. 2021Fast convolutional neural networks on FPGAs with hls4ml
  7. 2021NN2CAM: Automated Neural Network Mapping for Multi-Precision Edge Processing on FPGA-Based Cameras ↗
  8. 2021HAO: Hardware-aware neural Architecture Optimization for Efficient Inference