MacroAgent: Regularity-Aware Macro Legalization with LLM-Agent-Designed Contour Algorithms
On the map: LLM agents and tool use → Software engineering coding agents
Abstract (arXiv)
Macros constitute a large part of the core area in modern very large-scale integration (VLSI) designs. Moreover, macro positions have a significant impact on the final quality of result (QoR), and macro legalization is typically the final step in determining the macro positions. However, existing approaches related to macro legalization either lack robustness or incur substantial computational costs or neglect the regularity between macros. To address these limitations, we introduce MacroAgent. The novel framework is a four-stage approach: clustering, contour generation, template matching, and inter-cluster refinement. We propose leveraging Large Language Models (LLMs) to discover multiple, effective heuristic regularity-aware contour algorithms. This framework successfully generates robust and effective algorithmic solutions for macro legalization. Compared with state-of-the-art macro legalization works, experimental results on TILOS and Chipyard benchmarks demonstrate a 2 to 8 fold improvement in layout regularity, a 3% to 5% reduction in routed wirelength with comparable congestion after global routing, and significantly better robustness with an acceptable runtime. Furthermore, end-to-end evaluation through Cadence Innovus place-and-route confirms that the regularity improvements translate into tangible PPA gains, including 2.9% lower routed wirelength and 68.3% TNS improvement over the DREAMPlace macro legalization baseline; it also achieves 1.8% lower routed wirelength when integrated into the Innovus macro placement flow.
Key facts. No citing papers in the map yet (data through 7 Oct 2026). Placed in Software engineering coding agents, one of 16 directions in LLM agents and tool use. Builds on 16 of its 42 references that are in the map. First posted on arXiv 24 Aug 2026.
Builds on
16 of 42 references.
Closest ancestors · 2
Same direction, newest first
- 2025Autonomous Code Evolution Meets NP-Completeness9 Sep
- 2025AlphaEvolve: A coding agent for scientific and algorithmic discovery16 Jun
Other references · 14
- 2023GPT-4 Technical Reportcited by 18,132
- 2023MetaGPT: Meta Programming for A Multi-Agent Collaborative Frameworkcited by 1,761
- 2023Large Language Models as Optimizerscited by 830
- 2024Large Language Models for Mathematical Reasoning: Progresses and Challengescited by 283
- 2024Evolution of Heuristics: Towards Efficient Automatic Algorithm Design Using Large Language Modelcited by 258
- 2023VerilogEval: Evaluating Large Language Models for Verilog Code Generationcited by 246
- 2024A Systematic Survey on Large Language Models for Algorithm Designcited by 65
- 2023GPT4AIGChip: Towards Next-Generation AI Accelerator Design Automation via Large Language Modelscited by 59
- 2024Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation frameworkcited by 36
- 2023LLM Performance Predictors are good initializers for Architecture Searchcited by 29
- 2025GPU Kernel Scientist: An LLM-Driven Framework for Iterative Kernel Optimizationcited by 22
- 2024Reinforcement Learning Policy as Macro Regulator Rather than Macro Placercited by 10
2 more
Built on by
Not cited yet.
Similar, not cited
Close in wording, no citation either way
- 2026PlaceReasoner-Beta: Reasoning-Driven Macro Placement and Benchmarking
- 2026AgenticSizing: A Large Language Model-based Multi-Agent Framework for Analog Circuit Sizing
- 2024AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models
- 2026See it to Place it: Evolving Macro Placements with Vision-Language Models
- 2026Simulation-Aware In-Context Policy Improvement for LLM-Aided Analog Layout Refinement
- 2025ORFS-agent: Tool-Using Agents for Chip Design Optimization
- 2026Long-Horizon Analog Design Bench: Benchmarking Agents on Hours-Long Analog and Mixed-Signal Circuit Design Tasks
- 2026RFChipAgent: Multi-Agentic AI Flow for Analog/RF Chip Design