Bit-Accurate Modeling of GPU Matrix Multiply-Accumulate Units: Demystifying Numerical Discrepancy and Accuracy
Not on the map. Why?
Abstract (arXiv)
Modern AI accelerators rely on matrix multiply-accumulate units (MMAUs), such as NVIDIA Tensor Cores and AMD Matrix Cores, to accelerate deep neural network workloads. MMAUs expose only instruction-level or API-level interfaces of matrix multiply-accumulate (MMA) operations, while leaving internal floating-point arithmetic behavior undocumented. Consequently, MMAUs across vendors and architectural generations often produce numerical discrepancies for identical inputs, and sometimes exhibit reduced numerical accuracy that can cause training instability. Diagnosing and understanding the root causes of these effects is challenging without white-box models of their arithmetic behavior. This paper proposes closed-loop feature probing (CLFP), a generic and systematic framework for constructing bit-accurate arithmetic behavior models of MMA operations. Based on this framework, we analyze all MMA instructions on ten GPU architectures spanning NVIDIA Volta through RTX Blackwell and AMD CDNA1 through CDNA3, and derive the first bit-accurate arithmetic models for these MMAUs. Our models explain previously observed cross-platform numerical discrepancies and accuracy issues, enable white-box numerical error analysis, reveal four types of precision bottlenecks and one type of numerical asymmetry, and inform software workarounds as well as design suggestions for future MMAUs. This work is open-source at https://github.com/microsoft/MMA-Sim
Key facts. Cited by 1 paper in the map (data through 7 Oct 2026). Builds on 15 of its 32 references that are in the map. First posted on arXiv 14 Nov 2025.
Builds on
15 of 32 references.
References · 15
- 2017In-Datacenter Performance Analysis of a Tensor Processing Unitcited by 610
- 2024FlashAttention-3: Fast and Accurate Attention with Asynchrony and Low-precisioncited by 507
- 2024SageAttention2: Efficient Attention with Thorough Outlier Smoothing and Per-thread INT4 Quantizationcited by 113
- 2018NVIDIA Tensor Core Programmability, Performance & Precisioncited by 77
- 2021Randomness In Neural Network Training: Characterizing The Impact of Toolingcited by 57
- 2021Nondeterminism and Instability in Neural Network Optimizationcited by 47
- 2025Understanding and Mitigating Numerical Sources of Nondeterminism in LLM Inferencecited by 47
- 2025Insights into DeepSeek-V3: Scaling Challenges and Reflections on Hardware for AI Architecturescited by 38
- 2022Towards Training Reproducible Deep Learning Modelscited by 23
- 2022Dissecting Tensor Cores via Microbenchmarks: Latency, Throughput and Numeric Behaviorscited by 10
- 2018Modeling Deep Learning Accelerator Enabled GPUscited by 8
- 2024Testing GPU Numerics: Finding Numerical Differences Between NVIDIA and AMD GPUscited by 4
3 more
- 2024Revealing Floating-Point Accumulation Orders in Software/Hardware Implementationscited by 4
- 2025An SMT Formalization of Mixed-Precision Matrix Multiplication: Modeling Three Generations of Tensor Corescited by 4
- 2024FTTN: Feature-Targeted Testing for Numerical Properties of NVIDIA & AMD Matrix Acceleratorscited by 1
Built on by
Citing papers per year: 2026: 1.
1 paper.