Modeling Deep Learning Accelerator Enabled GPUs
Not on the map. Why?
Abstract (arXiv)
The efficacy of deep learning has resulted in its use in a growing number of applications. The Volta graphics processor unit (GPU) architecture from NVIDIA introduced a specialized functional unit, the "tensor core", that helps meet the growing demand for higher performance for deep learning. In this paper we study the design of the tensor cores in NVIDIA's Volta and Turing architectures. We further propose an architectural model for the tensor cores in Volta. When implemented a GPU simulator, GPGPU-Sim, our tensor core model achieves 99.6% correlation versus an NVIDIA Titan~V GPU in terms of average instructions per cycle when running tensor core enabled GEMM workloads. We also describe support added to enable GPGPU-Sim to run CUTLASS, an open-source CUDA C++ template library providing customizable GEMM templates that utilize tensor cores.
Key facts. Cited by 8 papers in the map (data through 7 Oct 2026). First posted on arXiv 19 Nov 2018.
Builds on
No reference list yet.
Built on by
Citing papers per year: 2021: 3; 2022: 0; 2023: 0; 2024: 2; 2025: 3.
8 papers.
- 2021Dual-side Sparse Tensor Corecited by 27
- 2024MicroScopiQ: Accelerating Foundational Models through Outlier-Aware Microscaling Quantizationcited by 22
- 2021Post-Training Sparsity-Aware Quantizationcited by 16
- 2021APNN-TC: Accelerating Arbitrary Precision Neural Networks on Ampere GPU Tensor Corescited by 12
- 2024The Case for Co-Designing Model Architectures with Hardwarecited by 11
- 2025MX+: Pushing the Limits of Microscaling Formats for Efficient Large Language Model Servingcited by 8
- 2025Mustafar: Promoting Unstructured Sparsity for KV Cache Pruning in LLM Inferencecited by 7
- 2025Bit-Accurate Modeling of GPU Matrix Multiply-Accumulate Units: Demystifying Numerical Discrepancy and Accuracycited by 1
- 2025Bit-Accurate Modeling of GPU Matrix Multiply-Accumulate Units: Demystifying Numerical Discrepancy and Accuracy14 Nov 2025
- 2025MX+: Pushing the Limits of Microscaling Formats for Efficient Large Language Model Serving16 Oct 2025
- 2025Mustafar: Promoting Unstructured Sparsity for KV Cache Pruning in LLM Inference28 May 2025
- 2024MicroScopiQ: Accelerating Foundational Models through Outlier-Aware Microscaling Quantization8 Nov 2024
- 2024The Case for Co-Designing Model Architectures with Hardware25 Jan 2024
- 2021APNN-TC: Accelerating Arbitrary Precision Neural Networks on Ampere GPU Tensor Cores23 Jun 2021
- 2021Post-Training Sparsity-Aware Quantization23 May 2021
- 2021Dual-side Sparse Tensor Core20 May 2021