mlsanityData to 7 Oct 2026

ForgeHLS: A Large-Scale, Open-Source Dataset for High-Level Synthesis

arXiv 2507.03255 ↗First posted 4 Jul 2025cs.AR cs.AIcited by 1

Not on the map. Why?

Abstract (arXiv)

High-Level Synthesis (HLS) plays a crucial role in modern hardware design by transforming high-level code into optimized hardware implementations. However, progress in applying machine learning (ML) to HLS optimization has been hindered by a shortage of sufficiently large and diverse datasets. To bridge this gap, we introduce ForgeHLS, a large-scale, open-source dataset explicitly designed for ML-driven HLS research. ForgeHLS comprises over 400k diverse designs generated from 846 kernels covering a broad range of application domains, consuming over 200k CPU hours during dataset construction. Each kernel includes systematically automated pragma insertions (loop unrolling, pipelining, array partitioning), combined with extensive design space exploration using Bayesian optimization. Compared to existing datasets, ForgeHLS significantly enhances scale, diversity, and design coverage. We further define and evaluate representative downstream tasks in Quality of Result (QoR) prediction and automated pragma exploration, clearly demonstrating ForgeHLS utility for developing and improving ML-based HLS optimization methodologies. The dataset and code are public at https://github.com/zedong-peng/ForgeHLS.

Key facts. Cited by 1 paper in the map (data through 7 Oct 2026). Builds on 13 of its 38 references that are in the map. First posted on arXiv 4 Jul 2025.

Builds on

13 of 38 references.

References · 13

  1. 2021LoRA: Low-Rank Adaptation of Large Language Modelscited by 14,084
  2. 2024LlamaFactory: Unified Efficient Fine-Tuning of 100+ Language Modelscited by 1,442
  3. 2021IronMan: GNN-assisted Design Space Exploration in High-Level Synthesis via Reinforcement Learningcited by 26
  4. 2020AutoDSE: Enabling Software Programmers to Design Efficient FPGA Acceleratorscited by 25
  5. 2022High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancingcited by 25
  6. 2025DeepCircuitX: A Comprehensive Repository-Level Dataset for RTL Code Understanding, Generation, and PPA Analysiscited by 21
  7. 2022PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNscited by 10
  8. 2020HL-Pow: A Learning-Based Power Modeling Framework for High-Level Synthesiscited by 9
  9. 2021DB4HLS: A Database of High-Level Synthesis Design Space Explorationscited by 8
  10. 2024HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyondcited by 8
  11. 2024Automatic Hardware Pragma Insertion in High-Level Synthesis: A Non-Linear Programming Approachcited by 6
  12. 2024Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNscited by 5
1 more
  1. 2023HLSDataset: Open-Source Dataset for ML-Assisted FPGA Design using High Level Synthesiscited by 4

Built on by

Cited by year (2026 to 7 Oct)

Citing papers per year: 2026: 1.

1 paper.