RedMule: A Mixed-Precision Matrix-Matrix Operation Engine for Flexible and Energy-Efficient On-Chip Linear Algebra and TinyML Training Acceleration
Not on the map. Why?
Abstract (arXiv)
The increasing interest in TinyML, i.e., near-sensor machine learning on power budgets of a few tens of mW, is currently pushing toward enabling TinyML-class training as opposed to inference only. Current training algorithms, based on various forms of error and gradient backpropagation, rely on floating-point matrix operations to meet the precision and dynamic range requirements. So far, the energy and power cost of these operations has been considered too high for TinyML scenarios. This paper addresses the open challenge of near-sensor training on a few mW power budget and presents RedMulE - Reduced-Precision Matrix Multiplication Engine, a low-power specialized accelerator conceived for multi-precision floating-point General Matrix-Matrix Operations (GEMM-Ops) acceleration, supporting FP16, as well as hybrid FP8 formats, with {sign, exponent, mantissa}=({1,4,3}, {1,5,2}). We integrate RedMule into a Parallel Ultra-Low-Power (PULP) cluster containing eight energy-efficient RISC-V cores sharing a tightly-coupled data memory and implement the resulting system in a 22 nm technology. At its best efficiency point (@ 470 MHz, 0.65 V), the RedMulE-augmented PULP cluster achieves 755 GFLOPS/W and 920 GFLOPS/W during regular General Matrix-Matrix Multiplication (GEMM), and up to 1.19 TFLOPS/W and 1.67 TFLOPS/W when executing GEMM-Ops, respectively, for FP16 and FP8 input/output tensors. In its best performance point (@ 613 MHz, 0.8 V), RedMulE achieves up to 58.5 GFLOPS and 117 GFLOPS for FP16 and FP8, respectively, with 99.4% utilization of the array of Computing Elements and consuming less than 60 mW on average, thus enabling on-device training of deep learning models in TinyML application scenarios while retaining the flexibility to tackle other classes of common linear algebra problems efficiently.
Key facts. Cited by 4 papers in the map (data through 14 Oct 2026). Builds on 18 of its 61 references that are in the map. First posted on arXiv 10 Jan 2023.
Builds on
18 of 61 references.
References · 18
- 2015Deep Residual Learning for Image Recognitioncited by 52,096
- 2018MobileNetV2: Inverted Residuals and Linear Bottleneckscited by 4,795
- 2019Edge Intelligence: Paving the Last Mile of Artificial Intelligence with Edge Computingcited by 228
- 2022FP8 Formats for Deep Learningcited by 196
- 2018Training Deep Neural Networks with 8-bit Floating Point Numberscited by 164
- 2021MLPerf Tiny Benchmarkcited by 124
- 2021TinyOL: TinyML with Online-Learning on Microcontrollerscited by 65
- 2021A TinyML Platform for On-Device Continual Learning with Quantized Latent Replayscited by 37
- 2018XNOR Neural Engine: a Hardware Accelerator IP for 21.6 fJ/op Binary Neural Network Inferencecited by 30
- 20228-bit Numerical Formats for Deep Neural Networkscited by 25
- 2022AI and ML Accelerator Survey and Trendscited by 23
- 2021Vega: A 10-Core SoC for IoT End-Nodes with DNN Acceleration and Cognitive Wake-Up From MRAM-Based State-Retentive Sleep Modecited by 18
6 more
- 2020FPnew: An Open-Source Multi-Format Floating-Point Unit Architecture for Energy-Proportional Transprecision Computingcited by 7
- 2022RedMulE: A Compact FP16 Matrix-Multiplication Accelerator for Adaptive Deep Learning on RISC-V-Based Ultra-Low-Power SoCscited by 7
- 2017A Transprecision Floating-Point Platform for Ultra-Low Power Computingcited by 5
- 2020Memory-Latency-Accuracy Trade-offs for Continual Learning on a RISC-V Extreme-Edge Nodecited by 5
- 2022MiniFloat-NN and ExSdotp: An ISA Extension and a Modular Open Hardware Unit for Low-Precision Training on RISC-V corescited by 3
- 2022SIMD2: A Generalized Matrix Instruction Set for Accelerating Tensor Computation beyond GEMMcited by 2
Built on by
Citing papers per year: 2023: 1; 2024: 1; 2025: 1; 2026: 1.
4 papers.
- 2023A Survey on Deep Learning Hardware Accelerators for Heterogeneous HPC Platformscited by 21
- 2025From Tiny Machine Learning to Tiny Deep Learning: A Surveycited by 5
- 2024OpenGeMM: A High-Utilization GeMM Accelerator Generator with Lightweight RISC-V Control and Tight Memory Couplingcited by 3
- 2026TrainDeeploy: Hardware-Accelerated Parameter-Efficient Fine-Tuning of Small Transformer Models at the Extreme Edgecited by 1
- 2026TrainDeeploy: Hardware-Accelerated Parameter-Efficient Fine-Tuning of Small Transformer Models at the Extreme Edge10 Mar 2026
- 2025From Tiny Machine Learning to Tiny Deep Learning: A Survey21 Jun 2025
- 2024OpenGeMM: A High-Utilization GeMM Accelerator Generator with Lightweight RISC-V Control and Tight Memory Coupling14 Nov 2024
- 2023A Survey on Deep Learning Hardware Accelerators for Heterogeneous HPC Platforms27 Jun 2023