LEAPER: Fast and Accurate FPGA-based System Performance Prediction via Transfer Learning
Not on the map. Why?
Abstract (arXiv)
Machine learning has recently gained traction as a way to overcome the slow accelerator generation and implementation process on an FPGA. It can be used to build performance and resource usage models that enable fast early-stage design space exploration. First, training requires large amounts of data (features extracted from design synthesis and implementation tools), which is cost-inefficient because of the time-consuming accelerator design and implementation process. Second, a model trained for a specific environment cannot predict performance or resource usage for a new, unknown environment. In a cloud system, renting a platform for data collection to build an ML model can significantly increase the total-cost-ownership (TCO) of a system. Third, ML-based models trained using a limited number of samples are prone to overfitting. To overcome these limitations, we propose LEAPER, a transfer learning-based approach for prediction of performance and resource usage in FPGA-based systems. The key idea of LEAPER is to transfer an ML-based performance and resource usage model trained for a low-end edge environment to a new, high-end cloud environment to provide fast and accurate predictions for accelerator implementation. Experimental results show that LEAPER (1) provides, on average across six workloads and five FPGAs, 85% accuracy when we use our transferred model for prediction in a cloud environment with 5-shot learning and (2) reduces design-space exploration time for accelerator implementation on an FPGA by 10x, from days to only a few hours.
Key facts. Cited by 1 paper in the map (data through 14 Oct 2026). Builds on 12 of its 91 references that are in the map. First posted on arXiv 22 Aug 2022.
Builds on
12 of 91 references.
References · 12
- 2016XGBoost: A Scalable Tree Boosting Systemcited by 5,166
- 2019Pyramid: Machine Learning Framework to Estimate the Optimal Timing and Resource Usage of a High-Level Synthesis Designcited by 17
- 2017Transfer Learning for Improving Model Predictions in Highly Configurable Softwarecited by 12
- 2019Machine Learning Based Routing Congestion Prediction in FPGA High-Level Synthesiscited by 8
- 2020NERO: A Near High-Bandwidth Memory Stencil Accelerator for Weather Prediction Modelingcited by 8
- 2021FPGA-Based Near-Memory Acceleration of Modern Data-Intensive Applicationscited by 8
- 2020Improving Performance Estimation for FPGA-based Accelerators for Convolutional Neural Networkscited by 5
- 2016GateKeeper: A New Hardware Architecture for Accelerating Pre-Alignment in DNA Short Read Mappingcited by 4
- 2020Agile Autotuning of a Transprecision Tensor Accelerator Overlay for TVM Compiler Stackcited by 4
- 2022SeGraM: A Universal Hardware Accelerator for Genomic Sequence-to-Graph and Sequence-to-Sequence Mappingcited by 4
- 2021Accelerating Weather Prediction using Near-Memory Reconfigurable Fabriccited by 3
- 2019SneakySnake: A Fast and Accurate Universal Genome Pre-Alignment Filter for CPUs, GPUs, and FPGAscited by 2
Built on by
Citing papers per year: 2024: 1.
1 paper.