High-Level Approaches to Hardware Security: A Tutorial
Not on the map. Why?
Abstract (arXiv)
Designers use third-party intellectual property (IP) cores and outsource various steps in the integrated circuit (IC) design and manufacturing flow. As a result, security vulnerabilities have been rising. This is forcing IC designers and end users to re-evaluate their trust in ICs. If attackers get hold of an unprotected IC, they can reverse engineer the IC and pirate the IP. Similarly, if attackers get hold of a design, they can insert malicious circuits or take advantage of "backdoors" in a design. Unintended design bugs can also result in security weaknesses. This tutorial paper provides an introduction to the domain of hardware security through two pedagogical examples of hardware security problems. The first is a walk-through of the scan chain-based side channel attack. The second is a walk-through of logic locking of digital designs. The tutorial material is accompanied by open access digital resources that are linked in this article.
Key facts. Cited by 1 paper in the map (data through 14 Oct 2026). First posted on arXiv 21 Jul 2022.
Builds on
No reference list yet.
Built on by
Citing papers per year: 2026: 1.
1 paper.
Similar, not cited
Close in wording, no citation either way
- 2026HarmChip: Evaluating Hardware Security Centric LLM Safety via Jailbreak Benchmarking
- 2026Can Agents Secure Hardware? Evaluating Agentic LLM-Driven Obfuscation for IP Protection
- 2026LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges
- 2025SynFuzz: Leveraging Fuzzing of Netlist to Detect Synthesis Bugs ↗
- 2025Red Teaming Methodology for Design Obfuscation ↗
- 2024ICMarks: A Robust Watermarking Framework for Integrated Circuit Physical Design IP Protection
- 2023Exploiting Logic Locking for a Neural Trojan Attack on Machine Learning Accelerators
- 2026GRAFT: Graphlet-Triggered Backdoor Attack on GNN-Based Hardware Security Systems ↗