mlsanityData to 7 Oct 2026

EF-Train: Enable Efficient On-device CNN Training on FPGA Through Data Reshaping for Online Adaptation or Personalization

arXiv 2202.10935 ↗First posted 18 Feb 2022cs.LG cs.AIcited by 8

Not on the map. Why?

Abstract (arXiv)

Conventionally, DNN models are trained once in the cloud and deployed in edge devices such as cars, robots, or unmanned aerial vehicles (UAVs) for real-time inference. However, there are many cases that require the models to adapt to new environments, domains, or new users. In order to realize such domain adaption or personalization, the models on devices need to be continuously trained on the device. In this work, we design EF-Train, an efficient DNN training accelerator with a unified channel-level parallelism-based convolution kernel that can achieve end-to-end training on resource-limited low-power edge-level FPGAs. It is challenging to implement on-device training on resource-limited FPGAs due to the low efficiency caused by different memory access patterns among forward, backward propagation, and weight update. Therefore, we developed a data reshaping approach with intra-tile continuous memory allocation and weight reuse. An analytical model is established to automatically schedule computation and memory resources to achieve high energy efficiency on edge FPGAs. The experimental results show that our design achieves 46.99 GFLOPS and 6.09GFLOPS/W in terms of throughput and energy efficiency, respectively.

Key facts. Cited by 8 papers in the map (data through 7 Oct 2026). Builds on 11 of its 43 references that are in the map. First posted on arXiv 18 Feb 2022.

Builds on

11 of 43 references.

References · 11

  1. 2014cuDNN: Efficient Primitives for Deep Learningcited by 240
  2. 2019FPGA/DNN Co-Design: An Efficient Design Methodology for IoT Intelligence on the Edgecited by 48
  3. 2020EDD: Efficient Differentiable DNN Architecture and Implementation Co-search for Embedded AI Solutionscited by 35
  4. 2020ConfuciuX: Autonomous Hardware Resource Assignment for DNN Accelerators using Reinforcement Learningcited by 35
  5. 2020Federated Learning in the Sky: Joint Power Allocation and Scheduling with UAV Swarmscited by 31
  6. 2019Achieving Super-Linear Speedup across Multi-FPGA for Real-Time DNN Inferencecited by 13
  7. 2019ROMANet: Fine-Grained Reuse-Driven Off-Chip Memory Access Management and Data Organization for Deep Neural Network Acceleratorscited by 11
  8. 2020DRMap: A Generic DRAM Data Mapping Policy for Energy-Efficient Processing of Convolutional Neural Networkscited by 11
  9. 2019Automatic Compiler Based FPGA Accelerator for CNN Trainingcited by 6
  10. 2019FeCaffe: FPGA-enabled Caffe with OpenCL for Deep Learning Training and Inference on Intel Stratix 10cited by 2
  11. 2019SkyNet: A Champion Model for DAC-SDC on Low Power Object Detectioncited by 1

Built on by

Cited by year (2026 to 7 Oct)

Citing papers per year: 2022: 1; 2023: 1; 2024: 1; 2025: 2; 2026: 3.

8 papers.