FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations
Not on the map. Why?
Abstract (arXiv)
Binary neural networks (BNNs) have 1-bit weights and activations. Such networks are well suited for FPGAs, as their dominant computations are bitwise arithmetic and the memory requirement is also significantly reduced. However, compared to start-of-the-art compact convolutional neural network (CNN) models, BNNs tend to produce a much lower accuracy on realistic datasets such as ImageNet. In addition, the input layer of BNNs has gradually become a major compute bottleneck, because it is conventionally excluded from binarization to avoid a large accuracy loss. This work proposes FracBNN, which exploits fractional activations to substantially improve the accuracy of BNNs. Specifically, our approach employs a dual-precision activation scheme to compute features with up to two bits, using an additional sparse binary convolution. We further binarize the input layer using a novel thermometer encoding. Overall, FracBNN preserves the key benefits of conventional BNNs, where all convolutional layers are computed in pure binary MAC operations (BMACs). We design an efficient FPGA-based accelerator for our novel BNN model that supports the fractional activations. To evaluate the performance of FracBNN under a resource-constrained scenario, we implement the entire optimized network architecture on an embedded FPGA (Xilinx Ultra96v2). Our experiments on ImageNet show that FracBNN achieves an accuracy comparable to MobileNetV2, surpassing the best-known BNN design on FPGAs with an increase of 28.9% in top-1 accuracy and a 2.5x reduction in model size. FracBNN also outperforms a recently introduced BNN model with an increase of 2.4% in top-1 accuracy while using the same model size. On the embedded FPGA device, FracBNN demonstrates the ability of real-time image classification.
Key facts. Cited by 30 papers in the map (data through 7 Oct 2026). First posted on arXiv 22 Dec 2020.
Builds on
No reference list yet.
Built on by
Citing papers per year: 2021: 7; 2022: 3; 2023: 4; 2024: 9; 2025: 4; 2026: 3.
30 papers.
Sort:
By area:
- 2024FlightLLM: Efficient Large Language Model Inference with a Complete Mapping Flow on FPGAscited by 60
- 2021PokeBNN: A Binary Pursuit of Lightweight Accuracycited by 48
- 2021A comprehensive review of Binary Neural Networkcited by 44
- 2024Convolutional Differentiable Logic Gate Networkscited by 37
- 2023Understanding the Potential of FPGA-Based Spatial Acceleration for Large Language Model Inferencecited by 29
- 2021Pareto-Optimal Quantized ResNet Is Mostly 4-bitcited by 26
- 2021Quantization Backdoors to Deep Learning Commercial Frameworkscited by 25
- 2023BiBench: Benchmarking and Analyzing Network Binarizationcited by 22
- 2021Enabling Design Methodologies and Future Trends for Edge AI: Specialization and Co-designcited by 13
- 2022A Brain-Inspired Low-Dimensional Computing Classifier for Inference on Tiny Devicescited by 11
- 2023Low-Precision Mixed-Computation Models for Inference on Edgecited by 4
- 2025COBRA: Algorithm-Architecture Co-optimized Binary Transformer Accelerator for Edge Inferencecited by 4
18 more
- 2021RBNN: Memory-Efficient Reconfigurable Deep Binary Neural Network with IP Protection for Internet of Thingscited by 3
- 2023Input Layer Binarization with Bit-Plane Encodingcited by 3
- 2024PikeLPN: Mitigating Overlooked Inefficiencies of Low-Precision Neural Networkscited by 3
- 2021A Low-Cost Neural ODE with Depthwise Separable Convolution for Edge Domain Adaptation on FPGAscited by 2
- 2022RepBNN: towards a precise Binary Neural Network with Enhanced Feature Map via Repeatingcited by 2
- 2025Dynamic Tsetlin Machine Accelerators for On-Chip Training at the Edge using FPGAscited by 2
- 2024Trainable Fixed-Point Quantization for Deep Learning Acceleration on FPGAscited by 1
- 2024Scheduled Knowledge Acquisition on Lightweight Vector Symbolic Architectures for Brain-Computer Interfacescited by 1
- 2024ZOBNN: Zero-Overhead Dependable Design of Binary Neural Networks with Deliberately Quantized Parameterscited by 1
- 2025Runtime Tunable Tsetlin Machines for Edge Inference on eFPGAscited by 1
- 2026TTQ: Activation-Aware Test-Time Quantization to Accelerate LLM Inference On The Flycited by 1
- 2026FPGN: Redefining Ultra-Fast Programmable Gate-based Neural Acceleration with Differentiable LUTscited by 1
- 2022Exploiting Kernel Compression on BNNscited by 0
- 2024ReActXGB: A Hybrid Binary Convolutional Neural Network Architecture for Improved Performance and Computational Efficiencycited by 0
- 2024Mitigating scalability challenges in LUT-based neural networks via pruning optimisationscited by 0
- 2024Efficiera Residual Networks: Hardware-Friendly Fully Binary Weight with 2-bit Activation Model Achieves Practical ImageNet Accuracycited by 0
- 2025End-to-end fully-binarized network design: from Generic Learned Thermometer to Block Pruningcited by 0
- 2026Pruning Binarized Neural Networks: A Dedicated Framework and Globally Weighted Algorithmscited by 0
- 2026Pruning Binarized Neural Networks: A Dedicated Framework and Globally Weighted Algorithms26 Aug 2026
- 2026FPGN: Redefining Ultra-Fast Programmable Gate-based Neural Acceleration with Differentiable LUTs9 Jul 2026
- 2026TTQ: Activation-Aware Test-Time Quantization to Accelerate LLM Inference On The Fly11 Mar 2026
- 2025End-to-end fully-binarized network design: from Generic Learned Thermometer to Block Pruning5 May 2025
- 2025Dynamic Tsetlin Machine Accelerators for On-Chip Training at the Edge using FPGAs28 Apr 2025
- 2025COBRA: Algorithm-Architecture Co-optimized Binary Transformer Accelerator for Edge Inference22 Apr 2025
- 2025Runtime Tunable Tsetlin Machines for Edge Inference on eFPGAs10 Feb 2025
- 2024Convolutional Differentiable Logic Gate Networks7 Nov 2024
- 2024Efficiera Residual Networks: Hardware-Friendly Fully Binary Weight with 2-bit Activation Model Achieves Practical ImageNet Accuracy15 Oct 2024
- 2024ZOBNN: Zero-Overhead Dependable Design of Binary Neural Networks with Deliberately Quantized Parameters6 Jul 2024
- 2024Mitigating scalability challenges in LUT-based neural networks via pruning optimisations2 Jul 2024
- 2024ReActXGB: A Hybrid Binary Convolutional Neural Network Architecture for Improved Performance and Computational Efficiency11 May 2024
18 more
- 2024PikeLPN: Mitigating Overlooked Inefficiencies of Low-Precision Neural Networks29 Mar 2024
- 2024Scheduled Knowledge Acquisition on Lightweight Vector Symbolic Architectures for Brain-Computer Interfaces18 Mar 2024
- 2024Trainable Fixed-Point Quantization for Deep Learning Acceleration on FPGAs31 Jan 2024
- 2024FlightLLM: Efficient Large Language Model Inference with a Complete Mapping Flow on FPGAs8 Jan 2024
- 2023Understanding the Potential of FPGA-Based Spatial Acceleration for Large Language Model Inference23 Dec 2023
- 2023Low-Precision Mixed-Computation Models for Inference on Edge3 Dec 2023
- 2023Input Layer Binarization with Bit-Plane Encoding4 May 2023
- 2023BiBench: Benchmarking and Analyzing Network Binarization26 Jan 2023
- 2022Exploiting Kernel Compression on BNNs1 Dec 2022
- 2022RepBNN: towards a precise Binary Neural Network with Enhanced Feature Map via Repeating19 Jul 2022
- 2022A Brain-Inspired Low-Dimensional Computing Classifier for Inference on Tiny Devices9 Mar 2022
- 2021PokeBNN: A Binary Pursuit of Lightweight Accuracy30 Nov 2021
- 2021A comprehensive review of Binary Neural Network11 Oct 2021
- 2021Quantization Backdoors to Deep Learning Commercial Frameworks20 Aug 2021
- 2021A Low-Cost Neural ODE with Depthwise Separable Convolution for Edge Domain Adaptation on FPGAs27 Jul 2021
- 2021RBNN: Memory-Efficient Reconfigurable Deep Binary Neural Network with IP Protection for Internet of Things9 May 2021
- 2021Pareto-Optimal Quantized ResNet Is Mostly 4-bit7 May 2021
- 2021Enabling Design Methodologies and Future Trends for Edge AI: Specialization and Co-design25 Mar 2021
- 2021PokeBNN: A Binary Pursuit of Lightweight Accuracycited by 48
- 2021A comprehensive review of Binary Neural Networkcited by 44
- 2024Convolutional Differentiable Logic Gate Networkscited by 37
- 2023Understanding the Potential of FPGA-Based Spatial Acceleration for Large Language Model Inferencecited by 29
- 2021Pareto-Optimal Quantized ResNet Is Mostly 4-bitcited by 26
- 2021Quantization Backdoors to Deep Learning Commercial Frameworkscited by 25
- 2023BiBench: Benchmarking and Analyzing Network Binarizationcited by 22
- 2021Enabling Design Methodologies and Future Trends for Edge AI: Specialization and Co-designcited by 13
- 2022A Brain-Inspired Low-Dimensional Computing Classifier for Inference on Tiny Devicescited by 11
- 2023Low-Precision Mixed-Computation Models for Inference on Edgecited by 4
- 2025COBRA: Algorithm-Architecture Co-optimized Binary Transformer Accelerator for Edge Inferencecited by 4
- 2021RBNN: Memory-Efficient Reconfigurable Deep Binary Neural Network with IP Protection for Internet of Thingscited by 3
12 most cited of 29 All 29 (JSON)
- 2026Pruning Binarized Neural Networks: A Dedicated Framework and Globally Weighted Algorithms26 Aug 2026
- 2026FPGN: Redefining Ultra-Fast Programmable Gate-based Neural Acceleration with Differentiable LUTs9 Jul 2026
- 2026TTQ: Activation-Aware Test-Time Quantization to Accelerate LLM Inference On The Fly11 Mar 2026
- 2025End-to-end fully-binarized network design: from Generic Learned Thermometer to Block Pruning5 May 2025
- 2025Dynamic Tsetlin Machine Accelerators for On-Chip Training at the Edge using FPGAs28 Apr 2025
- 2025COBRA: Algorithm-Architecture Co-optimized Binary Transformer Accelerator for Edge Inference22 Apr 2025
- 2025Runtime Tunable Tsetlin Machines for Edge Inference on eFPGAs10 Feb 2025
- 2024Convolutional Differentiable Logic Gate Networks7 Nov 2024
- 2024Efficiera Residual Networks: Hardware-Friendly Fully Binary Weight with 2-bit Activation Model Achieves Practical ImageNet Accuracy15 Oct 2024
- 2024ZOBNN: Zero-Overhead Dependable Design of Binary Neural Networks with Deliberately Quantized Parameters6 Jul 2024
- 2024Mitigating scalability challenges in LUT-based neural networks via pruning optimisations2 Jul 2024
- 2024ReActXGB: A Hybrid Binary Convolutional Neural Network Architecture for Improved Performance and Computational Efficiency11 May 2024
12 newest of 29 All 29 (JSON)