TIMELY: Pushing Data Movements and Interfaces in PIM Accelerators Towards Local and in Time Domain
Not on the map. Why?
Abstract (arXiv)
Resistive-random-access-memory (ReRAM) based processing-in-memory (R2PIM) accelerators show promise in bridging the gap between Internet of Thing devices' constrained resources and Convolutional/Deep Neural Networks' (CNNs/DNNs') prohibitive energy cost. Specifically, R2PIM accelerators enhance energy efficiency by eliminating the cost of weight movements and improving the computational density through ReRAM's high density. However, the energy efficiency is still limited by the dominant energy cost of input and partial sum (Psum) movements and the cost of digital-to-analog (D/A) and analog-to-digital (A/D) interfaces. In this work, we identify three energy-saving opportunities in R2PIM accelerators: analog data locality, time-domain interfacing, and input access reduction, and propose an innovative R2PIM accelerator called TIMELY, with three key contributions: (1) TIMELY adopts analog local buffers (ALBs) within ReRAM crossbars to greatly enhance the data locality, minimizing the energy overheads of both input and Psum movements; (2) TIMELY largely reduces the energy of each single D/A (and A/D) conversion and the total number of conversions by using time-domain interfaces (TDIs) and the employed ALBs, respectively; (3) we develop an only-once input read (O2IR) mapping method to further decrease the energy of input accesses and the number of D/A conversions. The evaluation with more than 10 CNN/DNN models and various chip configurations shows that, TIMELY outperforms the baseline R2PIM accelerator, PRIME, by one order of magnitude in energy efficiency while maintaining better computational density (up to 31.2×) and throughput (up to 736.6×). Furthermore, comprehensive studies are performed to evaluate the effectiveness of the proposed ALB, TDI, and O2IR innovations in terms of energy savings and area reduction.
Key facts. Cited by 11 papers in the map (data through 7 Oct 2026). First posted on arXiv 3 May 2020.
Builds on
No reference list yet.
Built on by
Citing papers per year: 2021: 7; 2022: 1; 2023: 1; 2024: 1; 2025: 0; 2026: 1.
11 papers.
- 2021Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Acceleratorscited by 12
- 2022Sparse Attention Acceleration with Synergistic In-Memory Pruning and On-Chip Recomputationcited by 12
- 2021FORMS: Fine-grained Polarized ReRAM-based In-situ Computation for Mixed-signal DNN Acceleratorcited by 10
- 2021Improving DNN Fault Tolerance using Weight Pruning and Differential Crossbar Mapping for ReRAM-based Edge AIcited by 10
- 2021On the Accuracy of Analog Neural Network Inference Acceleratorscited by 9
- 2021O-HAS: Optical Hardware Accelerator Search for Boosting Both Acceleration Performance and Development Speedcited by 6
- 20212-in-1 Accelerator: Enabling Random Precision Switch for Winning Both Adversarial Robustness and Efficiencycited by 4
- 2021A3C-S: Automated Agent Accelerator Co-Search towards Efficient Deep Reinforcement Learningcited by 3
- 2024TReX- Reusing Vision Transformer's Attention for Efficient Xbar-based Computingcited by 2
- 2023SupeRBNN: Randomized Binary Neural Network Using Adiabatic Superconductor Josephson Devicescited by 0
- 2026MoE Expert Execution in Disaggregated LLM Serving with a High-Bandwidth ReRAM Near-Memory Architecturecited by 0
- 2026MoE Expert Execution in Disaggregated LLM Serving with a High-Bandwidth ReRAM Near-Memory Architecture14 Aug 2026
- 2024TReX- Reusing Vision Transformer's Attention for Efficient Xbar-based Computing22 Aug 2024
- 2023SupeRBNN: Randomized Binary Neural Network Using Adiabatic Superconductor Josephson Devices21 Sep 2023
- 2022Sparse Attention Acceleration with Synergistic In-Memory Pruning and On-Chip Recomputation1 Sep 2022
- 20212-in-1 Accelerator: Enabling Random Precision Switch for Winning Both Adversarial Robustness and Efficiency11 Sep 2021
- 2021On the Accuracy of Analog Neural Network Inference Accelerators3 Sep 2021
- 2021O-HAS: Optical Hardware Accelerator Search for Boosting Both Acceleration Performance and Development Speed17 Aug 2021
- 2021Improving DNN Fault Tolerance using Weight Pruning and Differential Crossbar Mapping for ReRAM-based Edge AI16 Jun 2021
- 2021FORMS: Fine-grained Polarized ReRAM-based In-situ Computation for Mixed-signal DNN Accelerator16 Jun 2021
- 2021A3C-S: Automated Agent Accelerator Co-Search towards Efficient Deep Reinforcement Learning11 Jun 2021
- 2021Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators11 Jun 2021