SCALE-Sim: Systolic CNN Accelerator Simulator
Not on the map. Why?
Abstract (arXiv)
Systolic Arrays are one of the most popular compute substrates within Deep Learning accelerators today, as they provide extremely high efficiency for running dense matrix multiplications. However, the research community lacks tools to insights on both the design trade-offs and efficient mapping strategies for systolic-array based accelerators. We introduce Systolic CNN Accelerator Simulator (SCALE-Sim), which is a configurable systolic array based cycle accurate DNN accelerator simulator. SCALE-Sim exposes various micro-architectural features as well as system integration parameters to the designer to enable comprehensive design space exploration. This is the first systolic-array simulator tuned for running DNNs to the best of our knowledge. Using SCALE-Sim, we conduct a suite of case studies and demonstrate the effect of bandwidth, data flow and aspect ratio on the overall runtime and energy of Deep Learning kernels across vision, speech, text, and games. We believe that these insights will be highly beneficial to architects and ML practitioners.
Key facts. Cited by 26 papers in the map (data through 7 Oct 2026). First posted on arXiv 16 Oct 2018.
Builds on
No reference list yet.
Built on by
Citing papers per year: 2021: 12; 2022: 9; 2023: 3; 2024: 1; 2025: 1.
26 papers.
Sort:
- 2021FLAT: An Optimized Dataflow for Mitigating Attention Bottleneckscited by 38
- 2021Auto-Split: A General Framework of Collaborative Edge-Cloud AIcited by 29
- 2021Energon: Towards Efficient Acceleration of Transformers Using Dynamic Sparse Attentioncited by 26
- 2021Mind Mappings: Enabling Efficient Algorithm-Accelerator Mapping Space Searchcited by 24
- 2021S2TA: Exploiting Structured Sparsity for Energy-Efficient Mobile CNN Accelerationcited by 19
- 2021Control Variate Approximation for DNN Acceleratorscited by 11
- 2024TransAxx: Efficient Transformers with Approximate Computingcited by 6
- 2021TENT: Efficient Quantization of Neural Networks on the tiny Edge with Tapered FixEd PoiNTcited by 4
- 2022Scale-out Systolic Arrayscited by 4
- 2022QAPPA: Quantization-Aware Power, Performance, and Area Modeling of DNN Acceleratorscited by 4
- 2023SGCN: Exploiting Compressed-Sparse Features in Deep Graph Convolutional Network Acceleratorscited by 4
- 2023Heterogeneous Integration of In-Memory Analog Computing Architectures with Tensor Processing Unitscited by 4
14 more
- 2022QADAM: Quantization-Aware DNN Accelerator Modeling for Pareto-Optimalitycited by 3
- 2022Integration of a systolic array based hardware accelerator into a DNN operator auto-tuning frameworkcited by 3
- 2021S2Engine: A Novel Systolic Architecture for Sparse Convolutional Neural Networkscited by 2
- 2022QUIDAM: A Framework for Quantization-Aware DNN Accelerator and Model Co-Explorationcited by 2
- 2022Design of High-Throughput Mixed-Precision CNN Accelerators on FPGAcited by 2
- 2021Self-Adaptive Reconfigurable Arrays (SARA): Using ML to Assist Scaling GEMM Accelerationcited by 1
- 2021CREW: Computation Reuse and Efficient Weight Storage for Hardware-accelerated MLPs and RNNscited by 1
- 2021Design and Scaffolded Training of an Efficient DNN Operator for Computer Vision on the Edgecited by 1
- 2022PhotoFourier: A Photonic Joint Transform Correlator-Based Neural Network Acceleratorcited by 1
- 2023Slice-and-Forge: Making Better Use of Caches for Graph Convolutional Network Acceleratorscited by 1
- 2025SpikeX: Exploring Accelerator Architecture and Network-Hardware Co-Optimization for Sparse Spiking Neural Networkscited by 1
- 2021A Construction Kit for Efficient Low Power Neural Network Accelerator Designscited by 0
- 2022Compiler-Driven Simulation of Reconfigurable Hardware Acceleratorscited by 0
- 2022DRAGON (Differentiable Graph Execution) : A suite of Hardware Simulation and Optimization tools for Modern AI/Non-AI Workloadscited by 0
- 2025SpikeX: Exploring Accelerator Architecture and Network-Hardware Co-Optimization for Sparse Spiking Neural Networks18 May 2025
- 2024TransAxx: Efficient Transformers with Approximate Computing12 Feb 2024
- 2023Heterogeneous Integration of In-Memory Analog Computing Architectures with Tensor Processing Units18 Apr 2023
- 2023SGCN: Exploiting Compressed-Sparse Features in Deep Graph Convolutional Network Accelerators25 Jan 2023
- 2023Slice-and-Forge: Making Better Use of Caches for Graph Convolutional Network Accelerators24 Jan 2023
- 2022Integration of a systolic array based hardware accelerator into a DNN operator auto-tuning framework6 Dec 2022
- 2022PhotoFourier: A Photonic Joint Transform Correlator-Based Neural Network Accelerator10 Nov 2022
- 2022Design of High-Throughput Mixed-Precision CNN Accelerators on FPGA9 Aug 2022
- 2022QUIDAM: A Framework for Quantization-Aware DNN Accelerator and Model Co-Exploration30 Jun 2022
- 2022QADAM: Quantization-Aware DNN Accelerator Modeling for Pareto-Optimality20 May 2022
- 2022QAPPA: Quantization-Aware Power, Performance, and Area Modeling of DNN Accelerators17 May 2022
- 2022DRAGON (Differentiable Graph Execution) : A suite of Hardware Simulation and Optimization tools for Modern AI/Non-AI Workloads13 Apr 2022
14 more
- 2022Scale-out Systolic Arrays22 Mar 2022
- 2022Compiler-Driven Simulation of Reconfigurable Hardware Accelerators1 Feb 2022
- 2021Energon: Towards Efficient Acceleration of Transformers Using Dynamic Sparse Attention18 Oct 2021
- 2021Auto-Split: A General Framework of Collaborative Edge-Cloud AI30 Aug 2021
- 2021Design and Scaffolded Training of an Efficient DNN Operator for Computer Vision on the Edge25 Aug 2021
- 2021CREW: Computation Reuse and Efficient Weight Storage for Hardware-accelerated MLPs and RNNs20 Jul 2021
- 2021S2TA: Exploiting Structured Sparsity for Energy-Efficient Mobile CNN Acceleration16 Jul 2021
- 2021FLAT: An Optimized Dataflow for Mitigating Attention Bottlenecks13 Jul 2021
- 2021A Construction Kit for Efficient Low Power Neural Network Accelerator Designs24 Jun 2021
- 2021S2Engine: A Novel Systolic Architecture for Sparse Convolutional Neural Networks15 Jun 2021
- 2021TENT: Efficient Quantization of Neural Networks on the tiny Edge with Tapered FixEd PoiNT6 Apr 2021
- 2021Mind Mappings: Enabling Efficient Algorithm-Accelerator Mapping Space Search2 Mar 2021
- 2021Control Variate Approximation for DNN Accelerators18 Feb 2021
- 2021Self-Adaptive Reconfigurable Arrays (SARA): Using ML to Assist Scaling GEMM Acceleration12 Jan 2021
- 2021FLAT: An Optimized Dataflow for Mitigating Attention Bottleneckscited by 38
- 2021Auto-Split: A General Framework of Collaborative Edge-Cloud AIcited by 29
- 2021Energon: Towards Efficient Acceleration of Transformers Using Dynamic Sparse Attentioncited by 26
- 2021Mind Mappings: Enabling Efficient Algorithm-Accelerator Mapping Space Searchcited by 24
- 2021S2TA: Exploiting Structured Sparsity for Energy-Efficient Mobile CNN Accelerationcited by 19
- 2021Control Variate Approximation for DNN Acceleratorscited by 11
- 2024TransAxx: Efficient Transformers with Approximate Computingcited by 6
- 2021TENT: Efficient Quantization of Neural Networks on the tiny Edge with Tapered FixEd PoiNTcited by 4
- 2022Scale-out Systolic Arrayscited by 4
- 2022QAPPA: Quantization-Aware Power, Performance, and Area Modeling of DNN Acceleratorscited by 4
- 2023SGCN: Exploiting Compressed-Sparse Features in Deep Graph Convolutional Network Acceleratorscited by 4
- 2023Heterogeneous Integration of In-Memory Analog Computing Architectures with Tensor Processing Unitscited by 4
12 most cited of 26 All 26 (JSON)
- 2025SpikeX: Exploring Accelerator Architecture and Network-Hardware Co-Optimization for Sparse Spiking Neural Networks18 May 2025
- 2024TransAxx: Efficient Transformers with Approximate Computing12 Feb 2024
- 2023Heterogeneous Integration of In-Memory Analog Computing Architectures with Tensor Processing Units18 Apr 2023
- 2023SGCN: Exploiting Compressed-Sparse Features in Deep Graph Convolutional Network Accelerators25 Jan 2023
- 2023Slice-and-Forge: Making Better Use of Caches for Graph Convolutional Network Accelerators24 Jan 2023
- 2022Integration of a systolic array based hardware accelerator into a DNN operator auto-tuning framework6 Dec 2022
- 2022PhotoFourier: A Photonic Joint Transform Correlator-Based Neural Network Accelerator10 Nov 2022
- 2022Design of High-Throughput Mixed-Precision CNN Accelerators on FPGA9 Aug 2022
- 2022QUIDAM: A Framework for Quantization-Aware DNN Accelerator and Model Co-Exploration30 Jun 2022
- 2022QADAM: Quantization-Aware DNN Accelerator Modeling for Pareto-Optimality20 May 2022
- 2022QAPPA: Quantization-Aware Power, Performance, and Area Modeling of DNN Accelerators17 May 2022
- 2022DRAGON (Differentiable Graph Execution) : A suite of Hardware Simulation and Optimization tools for Modern AI/Non-AI Workloads13 Apr 2022
12 newest of 26 All 26 (JSON)