Design and Scaffolded Training of an Efficient DNN Operator for Computer Vision on the Edge
Not on the map. Why?
Abstract (arXiv)
Massively parallel systolic arrays and resource-efficient depthwise separable convolutions are two promising techniques to accelerate DNN inference on the edge. Interestingly, their combination is inefficient: Computational patterns of depthwise separable convolutions do not exhibit a rhythmic systolic flow and lack sufficient data reuse to saturate systolic arrays. We formally analyse this inefficiency and propose an efficient operator, an optimal hardware dataflow, and a superior training methodology towards alleviating this. The efficient operator, called FuSeConv, is a drop-in replacement for depthwise separable convolutions. FuSeConv factorizes convolution fully along their spatial and depth dimensions. The resultant computation efficiently maps to systolic arrays. The optimal dataflow, called Spatial-Tiled Output Stationary (ST-OS), maximizes the efficiency of FuSeConv on systolic arrays. It maps independent convolutions to rows of the array to maximize resource utilization with negligible VLSI overheads. Neural Operator Scaffolding (NOS) scaffolds the training of FuSeConv by distilling knowledge from the expensive depthwise separable convolutions. This bridges the accuracy gap between FuSeConv networks and baselines. Additionally, NOS can be combined with Neural Architecture Search (NAS) to trade-off latency and accuracy. The HW/SW co-design of FuSeConv with ST-OS achieves a significant speedup of 4.1-9.25X with state-of-the-art efficient networks for ImageNet. The parameter efficiency of FuSeConv and its significant out-performance over depthwise separable convolutions on systolic arrays illustrates their promise as a strong solution on the edge. Training FuSeConv networks with NOS achieves accuracy comparable to the baselines. Further, by combining NOS with NAS, we design networks that define state-of-the-art models improving on both accuracy and latency on systolic arrays.
Key facts. Cited by 1 paper in the map (data through 7 Oct 2026). Builds on 38 of its 65 references that are in the map. First posted on arXiv 25 Aug 2021.
Builds on
38 of 65 references.
References · 38
- 2019PyTorch: An Imperative Style, High-Performance Deep Learning Librarycited by 20,160
- 2015Distilling the Knowledge in a Neural Networkcited by 10,076
- 2016Densely Connected Convolutional Networkscited by 6,691
- 2019EfficientNet: Rethinking Model Scaling for Convolutional Neural Networkscited by 6,415
- 2020Scaling Laws for Neural Language Modelscited by 6,411
- 2018MobileNetV2: Inverted Residuals and Linear Bottleneckscited by 4,773
- 2020Training data-efficient image transformers & distillation through attentioncited by 4,560
- 2019Parameter-Efficient Transfer Learning for NLPcited by 4,195
- 2017MobileNets: Efficient Convolutional Neural Networks for Mobile Vision Applicationscited by 3,827
- 2015Deep Compression: Compressing Deep Neural Networks with Pruning, Trained Quantization and Huffman Codingcited by 2,291
- 2019Searching for MobileNetV3cited by 1,984
- 2019TinyBERT: Distilling BERT for Natural Language Understandingcited by 1,153
26 more
- 2016SqueezeNet: AlexNet-level accuracy with 50x fewer parameters and <0.5MB model sizecited by 1,054
- 2020Designing Network Design Spacescited by 954
- 2018MnasNet: Platform-Aware Neural Architecture Search for Mobilecited by 937
- 2019Once-for-All: Train One Network and Specialize it for Efficient Deploymentcited by 778
- 2018ProxylessNAS: Direct Neural Architecture Search on Target Task and Hardwarecited by 666
- 2017In-Datacenter Performance Analysis of a Tensor Processing Unitcited by 610
- 2021CoAtNet: Marrying Convolution and Attention for All Data Sizescited by 566
- 2019Patient Knowledge Distillation for BERT Model Compressioncited by 502
- 2018FBNet: Hardware-Aware Efficient ConvNet Design via Differentiable Neural Architecture Searchcited by 480
- 2020MAD-X: An Adapter-Based Framework for Multi-Task Cross-Lingual Transfercited by 443
- 2018AMC: AutoML for Model Compression and Acceleration on Mobile Devicescited by 375
- 2017Large-Scale Evolution of Image Classifierscited by 348
- 2016EIE: Efficient Inference Engine on Compressed Deep Neural Networkcited by 291
- 2014Caffe: Convolutional Architecture for Fast Feature Embeddingcited by 287
- 2014Speeding up Convolutional Neural Networks with Low Rank Expansionscited by 283
- 2019Simple, Scalable Adaptation for Neural Machine Translationcited by 239
- 2014Speeding-up Convolutional Neural Networks Using Fine-tuned CP-Decompositioncited by 199
- 2015Compression of Deep Convolutional Neural Networks for Fast and Low Power Mobile Applicationscited by 161
- 2015Fast Algorithms for Convolutional Neural Networkscited by 102
- 2013Fast Training of Convolutional Networks through FFTscited by 89
- 2019Single-Path NAS: Designing Hardware-Efficient ConvNets in less than 4 Hourscited by 87
- 2018SqueezeNext: Hardware-Aware Neural Network Designcited by 61
- 2020Accelerator-aware Neural Network Design using AutoMLcited by 30
- 2018SCALE-Sim: Systolic CNN Accelerator Simulatorcited by 26
- 2017SparCE: Sparsity aware General Purpose Core Extensions to Accelerate Deep Neural Networkscited by 5
- 2021FuSeConv: Fully Separable Convolutions for Fast Inference on Systolic Arrayscited by 2
Built on by
Citing papers per year: 2022: 1.
1 paper.
- 2022Efficient ML Models for Practical Secure Inferencecited by 2
- 2022Efficient ML Models for Practical Secure Inference26 Aug 2022