PrivMin: Differentially Private MinHash for Jaccard Similarity Computation
Not on the map. Why?
Abstract (arXiv)
In many industrial applications of big data, the Jaccard Similarity Computation has been widely used to measure the distance between two profiles or sets respectively owned by two users. Yet, one semi-honest user with unpredictable knowledge may also deduce the private or sensitive information (e.g., the existence of a single element in the original sets) of the other user via the shared similarity. In this paper, we aim at solving the privacy issues in Jaccard similarity computation with strict differential privacy guarantees. To achieve this, we first define the Conditional ε-DPSO, a relaxed differential privacy definition regarding set operations, and prove that the MinHash-based Jaccard Similarity Computation (MH-JSC) satisfies this definition. Then for achieving strict differential privacy in MH-JSC, we propose the PrivMin algorithm, which consists of two private operations: 1) the Private MinHash Value Generation that works by introducing the Exponential noise to the generation of MinHash signature. 2) the Randomized MinHashing Steps Selection that works by adopting Randomized Response technique to privately select several steps within the MinHashing phase that are deployed with the Exponential mechanism. Experiments on real datasets demonstrate that the proposed PrivMin algorithm can successfully retain the utility of the computed similarity while preserving privacy.
Key facts. Cited by 5 papers in the map (data through 7 Oct 2026). First posted on arXiv 20 May 2017.
Builds on
No reference list yet.
Built on by
Citing papers per year: 2022: 1; 2023: 1; 2024: 0; 2025: 3.
5 papers.
- 2023VeriGen: A Large Language Model for Verilog Code Generationcited by 197
- 2022Benchmarking Large Language Models for Automated Verilog RTL Code Generationcited by 112
- 2025DeepRTL: Bridging Verilog Understanding and Generation with a Unified Representation Modelcited by 23
- 2025DeepRTL2: A Versatile Model for RTL-Related Taskscited by 10
- 2025Speculative Decoding for Verilog: Speed and Quality, All in Onecited by 2
- 2025DeepRTL2: A Versatile Model for RTL-Related Tasks28 May 2025
- 2025Speculative Decoding for Verilog: Speed and Quality, All in One18 Mar 2025
- 2025DeepRTL: Bridging Verilog Understanding and Generation with a Unified Representation Model20 Feb 2025
- 2023VeriGen: A Large Language Model for Verilog Code Generation28 Jul 2023
- 2022Benchmarking Large Language Models for Automated Verilog RTL Code Generation13 Dec 2022