mlsanityData to 13 Oct 2026

Dense Associative Memories with Analog Circuits

arXiv 2512.15002 ↗First posted 17 Dec 2025cs.NEcited by 3

Not on the map. Why?

Abstract (arXiv)

The increasing computational demands of modern AI systems have exposed fundamental limitations of digital hardware, driving interest in alternative paradigms for efficient large-scale inference. Dense Associative Memory (DenseAM) is a family of models that offers a flexible framework for representing many contemporary neural architectures, such as transformers and diffusion models, by casting them as dynamical systems evolving on an energy landscape. In this work, we propose a general method for building analog accelerators for DenseAMs and implementing them using electronic RC circuits, crossbar arrays, and amplifiers. We find that our analog DenseAM hardware performs inference in constant time independent of model size. This result highlights an asymptotic advantage of analog DenseAMs over digital numerical solvers that scale at least linearly with the model size. We consider three settings of progressively increasing complexity: XOR, the Hamming (7,4) code, and a simple language model defined on binary variables. We propose analog implementations of these three models and analyze the scaling of inference time, energy consumption, and hardware. Finally, we estimate lower bounds on the achievable time constants imposed by amplifier specifications, suggesting that even conservative existing analog technology can enable inference times on the order of tens to hundreds of nanoseconds. By harnessing the intrinsic parallelism and continuous-time operation of analog circuits, our DenseAM-based accelerator design offers a new avenue for fast and scalable AI hardware.

Key facts. Cited by 3 papers in the map (data through 13 Oct 2026). First posted on arXiv 17 Dec 2025.

Builds on

No reference list yet.

Built on by

Cited by year (2026 to 13 Oct)

Citing papers per year: 2026: 3.

3 papers.

Similar, not cited

Close in wording, no citation either way

  1. 2025Analog Foundation Models
  2. 2025Rapid yet accurate Tile-circuit and device modeling for Analog In-Memory Computing
  3. 2025NeuroSim V1.5: Improved Software Backbone for Benchmarking Compute-in-Memory Accelerators with Device and Circuit-level Non-idealities
  4. 2026Selective KV Cache Protection for Noise-Resilient LLM Inference on Analog Compute-In-Memory Systems
  5. 2025Compressed Computation: Dense Circuits in a Toy Model of the Universal-AND Problem
  6. 2022Neural-PIM: Efficient Processing-In-Memory with Neural Approximation of Peripherals
  7. 2025Memorization to Generalization: Emergence of Diffusion Models from Associative Memory
  8. 2026Robust Heterogeneous Analog-Digital Computing for Mixture-of-Experts Models with Theoretical Generalization Guarantees