Hardware Software Optimizations for Fast Model Recovery on Reconfigurable Architectures
Not on the map. Why?
Abstract (arXiv)
Model Recovery (MR) is a core primitive for physical AI and real-time digital twins, but GPUs often execute MR inefficiently due to iterative dependencies, kernel-launch overheads, underutilized memory bandwidth, and high data-movement latency. We present MERINDA, an FPGA-accelerated MR framework that restructures computation as a streaming dataflow pipeline. MERINDA exploits on-chip locality through BRAM tiling, fixed-point kernels, and the concurrent use of LUT fabric and carry-chain adders to expose fine-grained spatial parallelism while minimizing off-chip traffic. This hardware-aware formulation removes synchronization bottlenecks and sustains high throughput across the iterative updates in MR. On representative MR workloads, MERINDA delivers up to 6.3x fewer cycles than an FPGA-based LTC baseline, enabling real-time performance for time-critical physical systems.
Key facts. No citing papers in the map yet (data through 7 Oct 2026). Builds on 18 of its 49 references that are in the map. First posted on arXiv 5 Dec 2025.
Builds on
18 of 49 references.
References · 18
- 2018Neural Ordinary Differential Equationscited by 3,733
- 2016XNOR-Net: ImageNet Classification Using Binary Convolutional Neural Networkscited by 829
- 2021A Survey of Quantization Methods for Efficient Neural Network Inferencecited by 798
- 2018PACT: Parameterized Clipping Activation for Quantized Neural Networkscited by 456
- 2020Binary Neural Networks: A Surveycited by 184
- 2020Physics-informed learning of governing equations from scarce datacited by 167
- 2020Liquid Time-constant Networkscited by 160
- 2021Neural Flows: Efficient Alternative to Neural ODEscited by 99
- 2024Convolutional Differentiable Logic Gate Networkscited by 37
- 2021Physics-guided Loss Functions Improve Deep Learning Performance in Inverse Scatteringcited by 14
- 2021Accelerating Recurrent Neural Networks for Gravitational Wave Experimentscited by 12
- 2022Don't Be So Dense: Sparse-to-Sparse GAN Training Without Sacrificing Performancecited by 7
6 more
- 2024Recovering implicit physics model under real-world constraintscited by 4
- 2020Accelerating ODE-Based Neural Networks on Low-Cost FPGAscited by 3
- 2019EdgeDRNN: Enabling Low-latency Recurrent Neural Network Edge Inferencecited by 2
- 2024FPGA Technology Mapping Using Sketch-Guided Program Synthesiscited by 2
- 2024RapidStream IR: Infrastructure for FPGA High-Level Physical Synthesiscited by 2
- 2023OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkitcited by 1
Built on by
Not cited yet.