PICNIC: Silicon Photonic Interconnected Chiplets with Computational Network and In-memory Computing for LLM Inference Acceleration
On the map: Efficient LLM inference and serving → Serving systems and request scheduling
Abstract (arXiv)
This paper presents a 3D-stacked chiplets based large language model (LLM) inference accelerator, consisting of non-volatile in-memory-computing processing elements (PEs) and Inter-PE Computational Network (IPCN), interconnected via silicon photonic to effectively address the communication bottlenecks. A LLM mapping scheme was developed to optimize hardware scheduling and workload mapping. Simulation results show it achieves 3.95× speedup and 30× efficiency improvement over the Nvidia A100 before chiplet clustering and power gating scheme (CCPG). Additionally, the system achieves further scalability and efficiency improvement with the implementation of CCPG to accommodate larger models, attaining 57× efficiency improvement over Nvidia H100 at similar throughput.
Key facts. No citing papers in the map yet (data through 14 Oct 2026). Placed in Serving systems and request scheduling, one of 12 directions in Efficient LLM inference and serving. Builds on 6 of its 22 references that are in the map. First posted on arXiv 6 Nov 2025.
Builds on
6 of 22 references.
References · 6
- 2022FlashAttention: Fast and Memory-Efficient Exact Attention with IO-Awarenesscited by 3,673
- 2020Data Movement Is All You Need: A Case Study on Optimizing Transformerscited by 108
- 2025Mind the Memory Gap: Unveiling GPU Bottlenecks in Large-Batch LLM Inferencecited by 33
- 2024Cambricon-LLM: A Chiplet-Based Hybrid Architecture for On-Device Inference of 70B LLMcited by 18
- 2022Chiplet Actuary: A Quantitative Cost Model and Multi-Chiplet Architecture Explorationcited by 4
- 2025LEAP: LLM Inference on Scalable PIM-NoC Architecture with Balanced Dataflow and Fine-Grained Parallelismcited by 4
Built on by
Not cited yet.
Similar, not cited
Close in wording, no citation either way
- 2026Scaling Inference Prefill with High-Radix Photonic Interconnects
- 2026CHIPSMORE: Compute-in-Interconnect and -Memory Chiplets for Multi-Mode Multi-Request LLM Inference Acceleration
- 2025Systematic Exploration of Multi-core Architectures for Efficient LLM Serving using WaferAI-SIM
- 2026Silicon Showdown: Performance, Efficiency, and Ecosystem Barriers in Consumer-Grade LLM Inference
- 20263DLS: A 3D Logic-Stacked Architecture for Disaggregated LLM Serving
- 2025HPU: High-Bandwidth Processing Unit for Scalable, Cost-effective LLM Inference via GPU Co-processing
- 2023Efficient LLM inference solution on Intel GPU
- 2025TeLLMe: An Energy-Efficient Ternary LLM Accelerator for Prefilling and Decoding on Edge FPGAs