mlsanityData to 14 Oct 2026

TriADA: Massively Parallel Trilinear Matrix-by-Tensor Multiply-Add Algorithm and Device Architecture for the Acceleration of 3D Discrete Transformations

arXiv 2506.22818 ↗First posted 28 Jun 2025cs.DC cs.AI cs.ARcited by 0

Not on the map. Why?

Abstract (arXiv)

Multilinear transformations are key in high-performance computing (HPC) and artificial intelligence (AI) workloads, where data is represented as tensors. However, their high computational and memory demands, which grow with dimensionality, often slow down critical tasks. Moreover, scaling computation by enlarging the number of parallel processing units substantially increases energy consumption, limiting widespread adoption, especially for sparse data, which is common in HPC and AI applications. This paper introduces the Trilinear Algorithm and isomorphic to algorithm Device Architecture (TriADA) to address these challenges with the following innovations: (1) a massively parallel, low-rank algorithm for computing a family of trilinear (3D) discrete orthogonal transformations (3D-DXTs), which is a special case of the more general 3-mode matrix-by-tensor multiplication (3D-GEMT); (2) a new outer-product-based GEMM kernel with decoupled streaming active memory, specially designed to accelerate 3D-GEMT operation; (3) an isomorphic to the proposed algorithm, fully distributed 3D network of mesh interconnected processing elements or cells with a coordinate-free, data-driven local processing activity, which is independent of problem size; (4) an elastic sparse outer-product (ESOP) method that avoids unnecessary computing and communication operations with zero-valued operands, thereby enhancing energy efficiency, computational accuracy, and stability. TriADA is capable of performing a variety of trilinear transformations with hypercubic arithmetic complexity in a linear number of time-steps. The massively parallel, scalable, and energy-efficient architecture of TriADA is ideal for accelerating multilinear tensor operations, which are the most demanding parts of AI and HPC workloads.

Key facts. No citing papers in the map yet (data through 14 Oct 2026). Builds on 17 of its 70 references that are in the map. First posted on arXiv 28 Jun 2025.

Builds on

17 of 70 references.

References · 17

  1. 2021Sparsity in Deep Learning: Pruning and growth for efficient inference and training in neural networkscited by 527
  2. 2016Tensor Decomposition for Signal Processing and Machine Learningcited by 224
  3. 2023TPU v4: An Optically Reconfigurable Supercomputer for Machine Learning with Hardware Support for Embeddingscited by 202
  4. 2021Primer: Searching for Efficient Transformers for Language Modelingcited by 164
  5. 2021Activation Functions in Deep Learning: A Comprehensive Survey and Benchmarkcited by 155
  6. 2024Benchmarking and Dissecting the Nvidia Hopper GPU Architecturecited by 24
  7. 2023HighLight: Efficient and Flexible DNN Acceleration with Hierarchical Structured Sparsitycited by 12
  8. 2024A Survey on Error-Bounded Lossy Compression for Scientific Datasetscited by 11
  9. 2023Sparse-IFT: Sparse Iso-FLOP Transformations for Maximizing Training Efficiencycited by 8
  10. 2024Enabling Unstructured Sparse Acceleration on Structured Sparse Acceleratorscited by 8
  11. 2017FFT-Based Deep Learning Deployment in Embedded Systemscited by 6
  12. 2023Wafer-scale Computing: Advancements, Challenges, and Future Perspectivescited by 6
5 more
  1. 2022S4: a High-sparsity, High-performance AI Acceleratorcited by 3
  2. 2020Matrix Engines for High Performance Computing:A Paragon of Performance or Grasping at Straws?cited by 2
  3. 2024Breaking the Molecular Dynamics Timescale Barrier Using a Wafer-Scale Systemcited by 2
  4. 2023Scalability of 3D-DFT by block tensor-matrix multiplication on the JUWELS Clustercited by 1
  5. 2023Tailors: Accelerating Sparse Tensor Algebra by Overbooking Buffer Capacitycited by 1

Built on by

Not cited yet.