Automated Code Generation and Validation for Software Components of Microcontrollers
Not on the map. Why?
Abstract (arXiv)
This paper proposes a method for generating software components for embedded systems, integrating seamlessly into existing implementations without developer intervention. We demonstrate this by automatically generating hardware abstraction layer (HAL) code for GPIO operations on the STM32F407 microcontroller. Using Abstract Syntax Trees (AST) for code analysis and Retrieval-Augmented Generation (RAG) for component generation, our approach enables autonomous code completion for embedded applications.
Key facts. No citing papers in the map yet (data through 14 Oct 2026). Builds on 5 of its 22 references that are in the map. First posted on arXiv 26 Feb 2025.
Builds on
5 of 22 references.
References · 5
- 2021Retrieval Augmented Code Generation and Summarizationcited by 149
- 2023Self-planning Code Generation with Large Language Modelscited by 124
- 2022ReACC: A Retrieval-Augmented Code Completion Frameworkcited by 119
- 2023Outline, Then Details: Syntactically Guided Coarse-To-Fine Code Generationcited by 27
- 2023A systematic literature review on source code similarity measurement and clone detection: techniques, applications, and challengescited by 14
Built on by
Not cited yet.
Similar, not cited
Close in wording, no citation either way
- 2026EmbC-Test: How to Speed Up Embedded Software Testing Using LLMs and RAG ↗
- 2024AutoVCoder: A Systematic Framework for Automated Verilog Code Generation using LLMs
- 2025An AST-guided LLM Approach for SVRF Code Synthesis
- 2025SAGE-HLS: Syntax-Aware AST-Guided LLM for High-Level Synthesis Code Generation
- 2024EmbedGenius: Towards Automated Software Development for Generic Embedded IoT Systems
- 2025LLM-Empowered Event-Chain Driven Code Generation for ADAS in SDV systems
- 2025Large Language Model for Verilog Code Generation: Literature Review and the Road Ahead
- 2026Closed-loop evaluation of LLM agents for embedded software development