mlsanityData to 14 Oct 2026

High Performance Im2win and Direct Convolutions using Three Tensor Layouts on SIMD Architectures

arXiv 2408.00278 ↗First posted 1 Aug 2024cs.LG cs.AI cs.NEcited by 1

Not on the map. Why?

Abstract (arXiv)

Convolution is the core component within deep neural networks and it is computationally intensive and time consuming. Tensor data layouts significantly impact convolution operations in terms of memory access and computational efficiency. Yet, there is still a lack of comprehensive performance characterization on data layouts on SIMD architectures concerning convolution methods. This paper proposes three novel data layouts for im2win convolution: NHWC, CHWN, and CHWN8, and introduces a set of general optimization techniques for both direct and im2win convolutions. We compare the optimized im2win convolution with the direct convolution and PyTorch's im2col-based convolution across the aforementioned layouts on SIMD machines. The experiments demonstrated that the im2win convolution with the new NHWC layout achieved up to 355% performance speedup over NCHW layout. Our optimizations also significantly improve the performance of both im2win and direct convolutions. Our optimized im2win and direct convolutions achieved up to 95% and 94% of machine's theoretical peak performance, respectively.

Key facts. Cited by 1 paper in the map (data through 14 Oct 2026). Builds on 10 of its 23 references that are in the map. First posted on arXiv 1 Aug 2024.

Builds on

10 of 23 references.

References · 10

  1. 2019PyTorch: An Imperative Style, High-Performance Deep Learning Librarycited by 20,305
  2. 2018ShuffleNet V2: Practical Guidelines for Efficient CNN Architecture Designcited by 1,136
  3. 2017Efficient Processing of Deep Neural Networks: A Tutorial and Surveycited by 434
  4. 2014cuDNN: Efficient Primitives for Deep Learningcited by 245
  5. 2017MEC: Memory-efficient Convolution for Deep Neural Networkcited by 14
  6. 2018High Performance Zero-Memory Overhead Direct Convolutionscited by 14
  7. 2018Anatomy Of High-Performance Deep Learning Convolutions On SIMD Architecturescited by 12
  8. 2016Optimizing Memory Efficiency for Deep Convolutional Neural Networks on GPUscited by 7
  9. 2023Advancing Direct Convolution using Convolution Slicing Optimization and ISA Extensionscited by 3
  10. 2023Im2win: Memory Efficient Convolution On SIMD Architecturescited by 2

Built on by

Cited by year (2026 to 14 Oct)

Citing papers per year: 2026: 1.

1 paper.