mlsanityData to 7 Oct 2026

Multi-Objective Neural Architecture Search for In-Memory Computing

arXiv 2406.06746 ↗First posted 10 Jun 2024cs.LG cs.ETcited by 1

Not on the map. Why?

Abstract (arXiv)

In this work, we employ neural architecture search (NAS) to enhance the efficiency of deploying diverse machine learning (ML) tasks on in-memory computing (IMC) architectures. Initially, we design three fundamental components inspired by the convolutional layers found in VGG and ResNet models. Subsequently, we utilize Bayesian optimization to construct a convolutional neural network (CNN) model with adaptable depths, employing these components. Through the Bayesian search algorithm, we explore a vast search space comprising over 640 million network configurations to identify the optimal solution, considering various multi-objective cost functions like accuracy/latency and accuracy/energy. Our evaluation of this NAS approach for IMC architecture deployment spans three distinct image classification datasets, demonstrating the effectiveness of our method in achieving a balanced solution characterized by high accuracy and reduced latency and energy consumption.

Key facts. Cited by 1 paper in the map (data through 7 Oct 2026). Builds on 8 of its 27 references that are in the map. First posted on arXiv 10 Jun 2024.

Builds on

8 of 27 references.

References · 8

  1. 2015Deep Residual Learning for Image Recognitioncited by 51,809
  2. 2019PUMA: A Programmable Ultra-efficient Memristor-based Accelerator for Machine Learning Inferencecited by 57
  3. 2019Device-Circuit-Architecture Co-Exploration for Computing-in-Memory Neural Acceleratorscited by 32
  4. 2021Uncertainty Modeling of Emerging Device-based Computing-in-Memory Neural Accelerators with Application to Neural Architecture Searchcited by 17
  5. 2021An In-Memory Analog Computing Co-Processor for Energy-Efficient CNN Inference on Mobile Devicescited by 9
  6. 2022Interconnect Parasitics and Partitioning in Fully-Analog In-Memory Computing Architecturescited by 6
  7. 2023Heterogeneous Integration of In-Memory Analog Computing Architectures with Tensor Processing Unitscited by 4
  8. 2023IMAC-Sim: A Circuit-level Simulator For In-Memory Analog Computing Architecturescited by 1

Built on by

Cited by year

Citing papers per year: 2025: 1.

1 paper.