SamurAI: A Versatile IoT Node With Event-Driven Wake-Up and Embedded ML Acceleration
Not on the map. Why?
Abstract (arXiv)
Increased capabilities such as recognition and self-adaptability are now required from IoT applications. While IoT node power consumption is a major concern for these applications, cloud-based processing is becoming unsustainable due to continuous sensor or image data transmission over the wireless network. Thus optimized ML capabilities and data transfers should be integrated in the IoT node. Moreover, IoT applications are torn between sporadic data-logging and energy-hungry data processing (e.g. image classification). Thus, the versatility of the node is key in addressing this wide diversity of energy and processing needs. This paper presents SamurAI, a versatile IoT node bridging this gap in processing and in energy by leveraging two on-chip sub-systems: a low power, clock-less, event-driven Always-Responsive (AR) part and an energy-efficient On-Demand (OD) part. AR contains a 1.7MOPS event-driven, asynchronous Wake-up Controller (WuC) with a 207ns wake-up time optimized for sporadic computing, while OD combines a deep-sleep RISC-V CPU and 1.3TOPS/W Machine Learning (ML) for more complex tasks up to 36GOPS. This architecture partitioning achieves best in class versatility metrics such as peak performance to idle power ratio. On an applicative classification scenario, it demonstrates system power gains, up to 3.5x compared to cloud-based processing, and thus extended battery lifetime.
Key facts. Cited by 3 papers in the map (data through 14 Oct 2026). Builds on 6 of its 48 references that are in the map. First posted on arXiv 11 Apr 2023.
Builds on
6 of 48 references.
References · 6
- 2015Deep Compression: Compressing Deep Neural Networks with Pruning, Trained Quantization and Huffman Codingcited by 2,329
- 2019Learned Step Size Quantizationcited by 628
- 2017In-Datacenter Performance Analysis of a Tensor Processing Unitcited by 618
- 2016Learning Structured Sparsity in Deep Neural Networkscited by 541
- 2017Hello Edge: Keyword Spotting on Microcontrollerscited by 110
- 2019Towards Efficient Training for Neural Network Quantizationcited by 16
Built on by
Citing papers per year: 2023: 2; 2024: 0; 2025: 1.
3 papers.
- 2023A Survey on Deep Learning Hardware Accelerators for Heterogeneous HPC Platformscited by 21
- 2023Marsellus: A Heterogeneous RISC-V AI-IoT End-Node SoC with 2-to-8b DNN Acceleration and 30%-Boost Adaptive Body Biasingcited by 8
- 2025J3DAI: A tiny DNN-Based Edge AI Accelerator for 3D-Stacked CMOS Image Sensorcited by 1
- 2025J3DAI: A tiny DNN-Based Edge AI Accelerator for 3D-Stacked CMOS Image Sensor18 Jun 2025
- 2023A Survey on Deep Learning Hardware Accelerators for Heterogeneous HPC Platforms27 Jun 2023
- 2023Marsellus: A Heterogeneous RISC-V AI-IoT End-Node SoC with 2-to-8b DNN Acceleration and 30%-Boost Adaptive Body Biasing15 May 2023