Low Error-Rate Approximate Multiplier Design for DNNs with Hardware-Driven Co-Optimization
Not on the map. Why?
Abstract (arXiv)
In this paper, two approximate 3*3 multipliers are proposed and the synthesis results of the ASAP-7nm process library justify that they can reduce the area by 31.38% and 36.17%, and the power consumption by 36.73% and 35.66% compared with the exact multiplier, respectively. They can be aggregated with a 2*2 multiplier to produce an 8*8 multiplier with low error rate based on the distribution of DNN weights. We propose a hardware-driven software co-optimization method to improve the DNN accuracy by retraining. Based on the proposed two approximate 3-bit multipliers, three approximate 8-bit multipliers with low error-rate are designed for DNNs. Compared with the exact 8-bit unsigned multiplier, our design can achieve a significant advantage over other approximate multipliers on the public dataset.
Key facts. No citing papers in the map yet (data through 14 Oct 2026). Builds on 2 of its 24 references that are in the map. First posted on arXiv 8 Oct 2022.
Builds on
2 of 24 references.
References · 2
Built on by
Not cited yet.
Similar, not cited
Close in wording, no citation either way
- 2025MAx-DNN: Multi-Level Arithmetic Approximation for Energy-Efficient DNN Hardware Accelerators
- 2024FAMES: Fast Approximate Multiplier Substitution for Mixed-Precision Quantized DNNs--Down to 2 Bits!
- 2021HAO: Hardware-aware neural Architecture Optimization for Efficient Inference
- 2022An Algorithm-Hardware Co-design Framework to Overcome Imperfections of Mixed-signal DNN Accelerators
- 2022Accuracy Booster: Enabling 4-bit Fixed-point Arithmetic for DNN Training
- 2023PQA: Exploring the Potential of Product Quantization in DNN Hardware Acceleration
- 2021Development of Quantized DNN Library for Exact Hardware Emulation
- 2023Ultra-low Precision Multiplication-free Training for Deep Neural Networks