Demystifying Map Space Exploration for NPUs
Not on the map. Why?
Abstract (arXiv)
Map Space Exploration is the problem of finding optimized mappings of a Deep Neural Network (DNN) model on an accelerator. It is known to be extremely computationally expensive, and there has been active research looking at both heuristics and learning-based methods to make the problem computationally tractable. However, while there are dozens of mappers out there (all empirically claiming to find better mappings than others), the research community lacks systematic insights on how different search techniques navigate the map-space and how different mapping axes contribute to the accelerator's performance and efficiency. Such insights are crucial to developing mapping frameworks for emerging DNNs that are increasingly irregular (due to neural architecture search) and sparse, making the corresponding map spaces much more complex. In this work, rather than proposing yet another mapper, we do a first-of-its-kind apples-to-apples comparison of search techniques leveraged by different mappers. Next, we extract the learnings from our study and propose two new techniques that can augment existing mappers -- warm-start and sparsity-aware -- that demonstrate speedups, scalability, and robustness across diverse DNN models.
Key facts. Cited by 2 papers in the map (data through 14 Oct 2026). Builds on 36 of its 81 references that are in the map. First posted on arXiv 7 Oct 2022.
Builds on
36 of 81 references.
References · 36
- 2017Attention Is All You Needcited by 60,361
- 2015Deep Residual Learning for Image Recognitioncited by 52,096
- 2014Very Deep Convolutional Networks for Large-Scale Image Recognitioncited by 15,364
- 2019EfficientNet: Rethinking Model Scaling for Convolutional Neural Networkscited by 6,442
- 2018MobileNetV2: Inverted Residuals and Linear Bottleneckscited by 4,795
- 2019Generating Long Sequences with Sparse Transformerscited by 1,546
- 2016Pruning Filters for Efficient ConvNetscited by 1,143
- 2018MnasNet: Platform-Aware Neural Architecture Search for Mobilecited by 943
- 2018Efficient Neural Architecture Search via Parameter Sharingcited by 837
- 2019Once-for-All: Train One Network and Specialize it for Efficient Deploymentcited by 787
- 2018ProxylessNAS: Direct Neural Architecture Search on Target Task and Hardwarecited by 673
- 2017To prune, or not to prune: exploring the efficacy of pruning for model compressioncited by 603
24 more
- 2018Rethinking the Value of Network Pruningcited by 599
- 2017Progressive Neural Architecture Searchcited by 487
- 2020SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruningcited by 234
- 2019Structured Pruning of Large Language Modelscited by 203
- 2018Beyond Data and Model Parallelism for Deep Neural Networkscited by 179
- 2018Learning to Optimize Tensor Programscited by 140
- 2017SCNN: An Accelerator for Compressed-sparse Convolutional Neural Networkscited by 135
- 2018Tensor Comprehensions: Framework-Agnostic High-Performance Machine Learning Abstractionscited by 85
- 2018Tiramisu: A Polyhedral Compiler for Expressing Fast and Portable Codecited by 53
- 2020ConfuciuX: Autonomous Hardware Resource Assignment for DNN Accelerators using Reinforcement Learningcited by 35
- 2018Interstellar: Using Halide's Scheduling Language to Analyze DNN Acceleratorscited by 34
- 2016Maximizing CNN Accelerator Efficiency Through Resource Partitioningcited by 29
- 2019Reweighted Proximal Pruning for Large-Scale Language Representationcited by 29
- 2021Mind Mappings: Enabling Efficient Algorithm-Accelerator Mapping Space Searchcited by 24
- 2021CoSA: Scheduling by Constrained Optimization for Spatial Acceleratorscited by 22
- 2019HyPar: Towards Hybrid Parallelism for Deep Learning Accelerator Arraycited by 15
- 2021MAGMA: An Optimization Framework for Mapping Multiple DNNs on Multiple Accelerator Corescited by 15
- 2022Sparseloop: An Analytical Approach To Sparse Tensor Accelerator Modelingcited by 15
- 2019Optimally Scheduling CNN Convolutions for Efficient Memory Accesscited by 10
- 2021HASCO: Towards Agile HArdware and Software CO-design for Tensor Computationcited by 10
- 2019Reinforcement Learning and Adaptive Sampling for Optimized DNN Compilationcited by 9
- 2019SMASH: Co-designing Software Compression and Hardware-Accelerated Indexing for Efficient Sparse Matrix Operationscited by 7
- 2022DiGamma: Domain-aware Genetic Algorithm for HW-Mapping Co-optimization for DNN Acceleratorscited by 7
- 2021Union: A Unified HW-SW Co-Design Ecosystem in MLIR for Evaluating Tensor Operations on Spatial Acceleratorscited by 5
Built on by
Citing papers per year: 2023: 1; 2024: 0; 2025: 1.
2 papers.