Kernel-Segregated Transpose Convolution Operation
Not on the map. Why?
Abstract (arXiv)
Transpose convolution has shown prominence in many deep learning applications. However, transpose convolution layers are computationally intensive due to the increased feature map size due to adding zeros after each element in each row and column. Thus, convolution operation on the expanded input feature map leads to poor utilization of hardware resources. The main reason for unnecessary multiplication operations is zeros at predefined positions in the input feature map. We propose an algorithmic-level optimization technique for the effective transpose convolution implementation to solve these problems. Based on kernel activations, we segregated the original kernel into four sub-kernels. This scheme could reduce memory requirements and unnecessary multiplications. Our proposed method was 3.09 (3.02) × faster computation using the Titan X GPU (Intel Dual Core CPU) with a flower dataset from the Kaggle website. Furthermore, the proposed optimization method can be generalized to existing devices without additional hardware requirements. A simple deep learning model containing one transpose convolution layer was used to evaluate the optimization method. It showed 2.2 × faster training using the MNIST dataset with an Intel Dual-core CPU than the conventional implementation.
Key facts. Cited by 1 paper in the map (data through 7 Oct 2026). Builds on 9 of its 28 references that are in the map. First posted on arXiv 8 Sep 2022.
Builds on
9 of 28 references.
References · 9
- 2014Caffe: Convolutional Architecture for Fast Feature Embeddingcited by 287
- 2015Fast Algorithms for Convolutional Neural Networkscited by 102
- 2018TVM: An Automated End-to-End Optimizing Compiler for Deep Learningcited by 62
- 2014Fast Convolutional Nets With fbfft: A GPU Performance Evaluationcited by 27
- 2018High Performance Zero-Memory Overhead Direct Convolutionscited by 14
- 2018GANAX: A Unified MIMD-SIMD Acceleration for Generative Adversarial Networkscited by 11
- 2018Anatomy Of High-Performance Deep Learning Convolutions On SIMD Architecturescited by 11
- 2018An Energy-Efficient FPGA-based Deconvolutional Neural Networks Accelerator for Single Image Super-Resolutioncited by 8
- 2019The Indirect Convolution Algorithmcited by 7
Built on by
Citing papers per year: 2025: 1.
1 paper.
- 2025Unified Kernel-Segregated Transpose Convolution Operation27 Feb 2025