mlsanityData to 7 Oct 2026

Two-stage Human Activity Recognition on Microcontrollers with Decision Trees and CNNs

arXiv 2206.07652 ↗First posted 7 Jun 2022eess.SP cs.LGcited by 2

Not on the map. Why?

Abstract (arXiv)

Human Activity Recognition (HAR) has become an increasingly popular task for embedded devices such as smartwatches. Most HAR systems for ultra-low power devices are based on classic Machine Learning (ML) models, whereas Deep Learning (DL), although reaching state-of-the-art accuracy, is less popular due to its high energy consumption, which poses a significant challenge for battery-operated and resource-constrained devices. In this work, we bridge the gap between on-device HAR and DL thanks to a hierarchical architecture composed of a decision tree (DT) and a one dimensional Convolutional Neural Network (1D CNN). The two classifiers operate in a cascaded fashion on two different sub-tasks: the DT classifies only the easiest activities, while the CNN deals with more complex ones. With experiments on a state-of-the-art dataset and targeting a single-core RISC-V MCU, we show that this approach allows to save up to 67.7% energy w.r.t. a "stand-alone" DL architecture at iso-accuracy. Additionally, the two-stage system either introduces a negligible memory overhead (up to 200 B) or on the contrary, reduces the total memory occupation.

Key facts. Cited by 2 papers in the map (data through 7 Oct 2026). Builds on 7 of its 15 references that are in the map. First posted on arXiv 7 Jun 2022.

Builds on

7 of 15 references.

References · 7

  1. 2017Quantization and Training of Neural Networks for Efficient Integer-Arithmetic-Only Inferencecited by 1,548
  2. 2017BranchyNet: Fast Inference via Early Exiting from Deep Neural Networkscited by 591
  3. 2016Runtime Configurable Deep Neural Networks for Energy-Accuracy Trade-offcited by 19
  4. 2022Ultra-compact Binary Neural Networks for Human Activity Recognition on RISC-V Processorscited by 7
  5. 2022TCN Mapping Optimization for Ultra-Low Power Time-Series Edge Inferencecited by 4
  6. 2020Always-On 674uW @ 4GOP/s Error Resilient Binary Neural Networks with Aggressive SRAM Voltage Scaling on a 22nm IoT End-Nodecited by 3
  7. 2022Adaptive Random Forests for Energy-Efficient Inference on Microcontrollerscited by 3

Built on by

Cited by year

Citing papers per year: 2023: 1; 2024: 1.

2 papers.