TENET: A Framework for Modeling Tensor Dataflow Based on Relation-centric Notation
Not on the map. Why?
Abstract (arXiv)
Accelerating tensor applications on spatial architectures provides high performance and energy-efficiency, but requires accurate performance models for evaluating various dataflow alternatives. Such modeling relies on the notation of tensor dataflow and the formulation of performance metrics. Recent proposed compute-centric and data-centric notations describe the dataflow using imperative directives. However, these two notations are less expressive and thus lead to limited optimization opportunities and inaccurate performance models. In this paper, we propose a framework TENET that models hardware dataflow of tensor applications. We start by introducing a relation-centric notation, which formally describes the hardware dataflow for tensor computation. The relation-centric notation specifies the hardware dataflow, PE interconnection, and data assignment in a uniform manner using relations. The relation-centric notation is more expressive than the compute-centric and data-centric notations by using more sophisticated affine transformations. Another advantage of relation-centric notation is that it inherently supports accurate metrics estimation, including data reuse, bandwidth, latency, and energy. TENET computes each performance metric by counting the relations using integer set structures and operators. Overall, TENET achieves 37.4% and 51.4% latency reduction for CONV and GEMM kernels compared with the state-of-the-art data-centric notation by identifying more sophisticated hardware dataflows.
Key facts. Cited by 9 papers in the map (data through 13 Oct 2026). First posted on arXiv 5 May 2021.
Builds on
No reference list yet.
Built on by
Citing papers per year: 2023: 3; 2024: 2; 2025: 3; 2026: 1.
9 papers.
- 2023Full Stack Optimization of Transformer Inference: a Surveycited by 80
- 2025WaferLLM: Large Language Model Inference at Wafer Scalecited by 13
- 2024SCAR: Scheduling Multi-Model AI Workloads on Heterogeneous Multi-Chiplet Module Acceleratorscited by 6
- 2024Scaling Deep Learning Computation over the Inter-Core Connected Intelligence Processor with T10cited by 5
- 2023SPADE: Sparse Pillar-based 3D Object Detection Accelerator for Autonomous Drivingcited by 4
- 2025DOSA: Differentiable Model-Based One-Loop Search for DNN Acceleratorscited by 4
- 2025LEGO: Spatial Accelerator Generation and Optimization for Tensor Applicationscited by 1
- 2023KAPLA: Pragmatic Representation and Fast Solving of Scalable NN Accelerator Dataflowcited by 0
- 2026Hardware-Software Co-design for 3D-DRAM-based LLM Serving Acceleratorcited by 0
- 2026Hardware-Software Co-design for 3D-DRAM-based LLM Serving Accelerator5 Mar 2026
- 2025LEGO: Spatial Accelerator Generation and Optimization for Tensor Applications15 Sep 2025
- 2025DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators12 Sep 2025
- 2025WaferLLM: Large Language Model Inference at Wafer Scale6 Feb 2025
- 2024Scaling Deep Learning Computation over the Inter-Core Connected Intelligence Processor with T109 Aug 2024
- 2024SCAR: Scheduling Multi-Model AI Workloads on Heterogeneous Multi-Chiplet Module Accelerators1 May 2024
- 2023KAPLA: Pragmatic Representation and Fast Solving of Scalable NN Accelerator Dataflow9 Jun 2023
- 2023SPADE: Sparse Pillar-based 3D Object Detection Accelerator for Autonomous Driving12 May 2023
- 2023Full Stack Optimization of Transformer Inference: a Survey27 Feb 2023